Compute optimization mechanism for deep neural networks
Abstract:
An apparatus to facilitate compute optimization is disclosed. The apparatus includes a memory device including a first integrated circuit (IC) including a plurality of memory channels and a second IC including a plurality of processing units, each coupled to a memory channel in the plurality of memory channels.
Public/Granted literature
Information query
Patent Agency Ranking
0/0