Invention Grant
- Patent Title: Apparatus with electronic circuitry having reduced leakage current and associated methods
-
Application No.: US15634716Application Date: 2017-06-27
-
Publication No.: US10659045B2Publication Date: 2020-05-19
- Inventor: Mohamed M. Elsayed
- Applicant: Silicon Laboratories Inc.
- Applicant Address: US TX Austin
- Assignee: Silicon Laboratories Inc.
- Current Assignee: Silicon Laboratories Inc.
- Current Assignee Address: US TX Austin
- Agency: Law Offices of Maximilian R. Peterson
- Main IPC: G01R31/26
- IPC: G01R31/26 ; G11C8/08 ; H01L21/70 ; H03K17/06 ; G11C8/00 ; H03K19/00 ; H03K19/003 ; H03K17/16 ; H03K19/0185
Abstract:
An apparatus includes an integrated circuit (IC), which includes complementary metal oxide semiconductor (CMOS) circuitry. The CMOS circuitry includes a p-channel transistor network that includes at least one p-channel transistor having a gate-induced drain leakage (GIDL) current. The IC further includes a native metal oxide semiconductor (MOS) transistor coupled to supply a bias voltage to the at least one p-channel transistor to reduce the GIDL current of the at least one p-channel transistor.
Public/Granted literature
- US20180375507A1 Apparatus with Electronic Circuitry Having Reduced Leakage Current and Associated Methods Public/Granted day:2018-12-27
Information query
