Apparatus and method for in-memory binary convolution for accelerating deep binary neural networks based on a non-volatile memory structure
Abstract:
The present disclosure relates to a structure including a differential memory array circuit which is configured to perform a binary convolution of two input word operands by accumulating a summation of currents through a plurality of bits which are each arranged between a wordline and a sourceline in a horizontal direction and bitlines in a vertical direction.
Information query
Patent Agency Ranking
0/0