Invention Grant
- Patent Title: Multi-dimensional usage space testing of memory components
-
Application No.: US16222295Application Date: 2018-12-17
-
Publication No.: US11101015B2Publication Date: 2021-08-24
- Inventor: Aswin Thiruvengadam , Sivagnanam Parthasarathy , Preston Thomson
- Applicant: Micron Technology, Inc.
- Applicant Address: US ID Boise
- Assignee: Micron Technology, Inc.
- Current Assignee: Micron Technology, Inc.
- Current Assignee Address: US ID Boise
- Agency: Lowenstein Sandler LLP
- Main IPC: G11C29/38
- IPC: G11C29/38 ; G11C29/36 ; G06F11/263

Abstract:
A target vector representing a usage parameter corresponding to a test of a memory component is generated. A test sample is assigned to the target vector and a set of path variables are generated for the test sample. A test process of the test is executed using the test sample in accordance with the set of path variables to generate a test result. A failure associated with the test result is identified.
Information query