Invention Grant
- Patent Title: Input/output line sharing for memory arrays
-
Application No.: US16508753Application Date: 2019-07-11
-
Publication No.: US11152039B2Publication Date: 2021-10-19
- Inventor: Christophe Vincent Antoine Laurent , Andrea Martinelli
- Applicant: Micron Technology, Inc.
- Applicant Address: US ID Boise
- Assignee: Micron Technology, Inc.
- Current Assignee: Micron Technology, Inc.
- Current Assignee Address: US ID Boise
- Agency: Holland & Hart LLP
- Main IPC: G06F13/00
- IPC: G06F13/00 ; G11C7/08 ; G06F13/16 ; G06F3/06 ; G11C7/10 ; G11C8/10 ; G11C5/14 ; G11C7/12 ; G11C8/08

Abstract:
Methods, systems, and devices for input/output line sharing for memory subarrays are described. I/O lines may be shared across subarrays, which may correspond to separate memory tiles. The sharing of I/O lines may allow an I/O line to carry data from one subarray in response to access commands associated with one address range, and to carry data from another subarray in response to access commands associated with another address range. In some cases, sense amplifiers and other components may also be shared across subarrays, including across subarrays in different banks. The sharing of I/O lines may, in some cases, support activating only a subset of subarrays in a bank when accessing data stored in the bank, which may provide power savings.
Public/Granted literature
- US20210012817A1 INPUT/OUTPUT LINE SHARING FOR MEMORY ARRAYS Public/Granted day:2021-01-14
Information query