Invention Grant
- Patent Title: Metal interconnect fuse memory arrays
-
Application No.: US15942952Application Date: 2018-04-02
-
Publication No.: US11239149B2Publication Date: 2022-02-01
- Inventor: Vincent Dorgan , Jeffrey Hicks , Uddalak Bhattacharya , Zhanping Chen , Walid Hafez
- Applicant: Intel Corporation
- Applicant Address: US CA Santa Clara
- Assignee: Intel Corporation
- Current Assignee: Intel Corporation
- Current Assignee Address: US CA Santa Clara
- Agency: Schwabe, Williamson & Wyatt, P.C.
- Main IPC: G11C11/00
- IPC: G11C11/00 ; H01L23/50 ; H01L21/768 ; H01L21/77

Abstract:
Embodiments herein may describe techniques for an integrated circuit including a metal interconnect above a substrate and coupled to a first contact and a second contact. The first contact and the second contact may be above the metal interconnect and in contact with the metal interconnect. A first resistance may exist between the first contact and the second contact through the metal interconnect. After a programming voltage is applied to the second contact while the first contact is coupled to a ground terminal to generate a current between the first contact and the second contact, a non-conducting barrier may be formed as an interface between the second contact and the metal interconnect. A second resistance may exist between the first contact, the metal interconnect, the second contact, and the non-conducting barrier. Other embodiments may be described and/or claimed.
Public/Granted literature
- US20190304893A1 METAL INTERCONNECT FUSE MEMORY ARRAYS Public/Granted day:2019-10-03
Information query