Invention Grant
- Patent Title: Correction of bit errors
-
Application No.: US17579721Application Date: 2022-01-20
-
Publication No.: US11722153B2Publication Date: 2023-08-08
- Inventor: Thomas Kern , Michael Goessel , Thomas Rabenalt
- Applicant: Infineon Technologies AG
- Applicant Address: DE Neubiberg
- Assignee: Infineon Technologies AG
- Current Assignee: Infineon Technologies AG
- Current Assignee Address: DE Neubiberg
- Agency: Eschweiler & Potashnik, LLC
- Priority: DE 2021101157.4 2021.01.20 DE 2021133678.3 2021.12.17
- Main IPC: H03M13/00
- IPC: H03M13/00 ; H03M13/15

Abstract:
Processing of a bit sequence is proposed, wherein (i) a first partial error syndrome s1 of an error syndrome and a second partial error syndrome s2 of the error syndrome are determined for the bit sequence, (ii) a first comparison value is determined on the basis of a bit position and the first partial error syndrome, (iii) a second comparison value is determined on the basis of the bit position and the second partial error syndrome, and (iv) the bit position is corrected should a comparison of the first comparison value with the second comparison value assume a specified value and otherwise the bit position is not corrected.
Public/Granted literature
- US20220231704A1 CORRECTION OF BIT ERRORS Public/Granted day:2022-07-21
Information query
IPC分类: