Conductive lines with subtractive cuts
Abstract:
Integrated chips include a dielectric layer that includes at least one trench and at least one plug region. A line is formed in the dielectric layer in the at least one trench and terminates at the plug region. A dielectric plug is formed in the plug region.
Public/Granted literature
Information query
Patent Agency Ranking
0/0