- 专利标题: METHOD OF PATTERNING INTERSECTING STRUCTURES
-
申请号: US15708319申请日: 2017-09-19
-
公开(公告)号: US20180082903A1公开(公告)日: 2018-03-22
- 发明人: Sergey A. Voronin , Christopher Talone , Alok Ranjan
- 申请人: Tokyo Electron Limited
- 主分类号: H01L21/8234
- IPC分类号: H01L21/8234 ; H01L21/3065 ; H01L21/02 ; H01L21/66 ; H01L21/67
摘要:
Provided is a method of patterning structures on a substrate using an integration scheme in a patterning system, the method comprising: disposing a substrate in a processing chamber, the substrate having a plurality of structures and a pattern, the substrate including an underlying layer and a target layer, at least one structure intersecting with another structure, each intersection having an intersection angle and a corner, the integration scheme requiring a vertical corner profile at each intersection; alternatingly and sequentially etching and cleaning the substrate to transfer the pattern onto the target layer and to achieve a target vertical corner profile at each intersection; controlling selected two or more operating variables of the integration scheme in the alternating and sequential etching and cleaning operations in order to achieve target integration objectives.
公开/授权文献
- US10204832B2 Method of patterning intersecting structures 公开/授权日:2019-02-12
信息查询
IPC分类: