- 专利标题: MEMORY MODULE WITH DATA BUFFERING
-
申请号: US17403832申请日: 2021-08-16
-
公开(公告)号: US20210382834A1公开(公告)日: 2021-12-09
- 发明人: Jefferey C. Solomon , Jayesh R. Bhakta
- 申请人: Netlist, Inc.
- 申请人地址: US CA Irvine
- 专利权人: Netlist, Inc.
- 当前专利权人: Netlist, Inc.
- 当前专利权人地址: US CA Irvine
- 主分类号: G06F13/16
- IPC分类号: G06F13/16 ; G11C5/04 ; G06F13/00 ; G06F12/00 ; G06F13/42 ; G11C7/10 ; G11C15/00
摘要:
A memory module operable to communicate data with a memory controller via a memory bus. The memory module comprises memory devices and logic configurable to receive and register a set of input address and control signals associated with a read or write memory command and to output data transfer control signals. The memory module further comprises circuitry coupled between the memory bus and the memory devices. The circuitry is configurable to be in any of a plurality of states including a first state and a second state, and to transition from the first state to the second state in response to the data transfer control signals. The circuitry in the first state is configured to disable signal communication through the circuitry. The circuitry in the second state is configured to transfer the data signals associated with the read or write command in accordance with a transfer time budget of the memory module.