Invention Application
- Patent Title: Etch Stop Layer in Integrated Circuits
-
Application No.: US17809914Application Date: 2022-06-30
-
Publication No.: US20220336348A1Publication Date: 2022-10-20
- Inventor: Shiu-Ko JangJian , Tsung-Hsuan Hong , Chun Che Lin , Chih-Nan Wu
- Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
- Applicant Address: TW Hsinchu
- Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.
- Current Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.
- Current Assignee Address: TW Hsinchu
- Main IPC: H01L23/522
- IPC: H01L23/522 ; H01L21/768 ; H01L23/532

Abstract:
An integrated circuit structure includes a dielectric layer and an etch stop layer. The etch stop layer includes a first sub layer including a metal nitride over the first dielectric layer, and a second sub layer overlying or underlying the first sub layer. The second sub layer includes a metal compound comprising an element selected from carbon and oxygen, and is in contact with the first sub layer.
Public/Granted literature
- US11942419B2 Etch stop layer in integrated circuits Public/Granted day:2024-03-26
Information query
IPC分类: