Invention Application
- Patent Title: SEMICONDUCTOR PACKAGE STRUCTURE
-
Application No.: US17810625Application Date: 2022-07-04
-
Publication No.: US20220336374A1Publication Date: 2022-10-20
- Inventor: Tzu-Hung LIN , Chia-Cheng CHANG , I-Hsuan PENG , Nai-Wei LIU
- Applicant: MEDIATEK INC.
- Applicant Address: TW Hsinchu City
- Assignee: MEDIATEK INC.
- Current Assignee: MEDIATEK INC.
- Current Assignee Address: TW Hsinchu City
- Main IPC: H01L23/00
- IPC: H01L23/00 ; H01L23/498 ; H01L23/31 ; H01L25/065 ; H01L23/043 ; H01L23/13 ; H01L23/538

Abstract:
A semiconductor package structure includes a substrate having a wiring structure. A first semiconductor die is disposed over the substrate and is electrically coupled to the wiring structure. A second semiconductor die is disposed over the substrate and is electrically coupled to the wiring structure, wherein the first semiconductor die and the second semiconductor die are arranged side-by-side. A hole is formed on a surface of the substrate, wherein the hole is located within projection of the first semiconductor die or the second semiconductor die on the substrate. Further, a molding material, surrounding the first semiconductor die and the second semiconductor die, and surfaces of the first semiconductor die and the second semiconductor die facing away from the substrate, are exposed by the molding material.
Public/Granted literature
- US11948895B2 Semiconductor package structure Public/Granted day:2024-04-02
Information query
IPC分类: