Invention Application
- Patent Title: PACKAGE CARRIER AND MANUFACTURING METHOD THEREOF AND CHIP PACKAGE STRUCTURE
-
Application No.: US17547200Application Date: 2021-12-09
-
Publication No.: US20220367385A1Publication Date: 2022-11-17
- Inventor: Yu-Min Lin , Ching-Kuan Lee , Chao-Jung Chen , Ren-Shin Cheng , Ang-Ying Lin , Po-Chih Chang
- Applicant: Industrial Technology Research Institute
- Applicant Address: TW Hsinchu
- Assignee: Industrial Technology Research Institute
- Current Assignee: Industrial Technology Research Institute
- Current Assignee Address: TW Hsinchu
- Priority: TW110138515 20211018
- Main IPC: H01L23/00
- IPC: H01L23/00 ; H01L23/498 ; H01L23/31 ; H01L23/15 ; H01L21/48 ; H01L21/56

Abstract:
A package carrier, including a first redistribution structure layer, multiple conductive connecting members, a connection structure layer, at least one stiffener, and a molding compound, is provided. The conductive connecting members are disposed on a first surface of the first redistribution structure layer and are electrically connected to the first redistribution structure layer. The connection structure layer is disposed on a second surface of the first redistribution structure layer and includes a substrate and multiple pads. A top surface and a bottom surface of each pad are respectively exposed to an upper surface and a lower surface of the substrate. The pads are electrically connected to the first redistribution structure layer. The stiffener is disposed on the first surface and is located at least between the conductive connecting members. The molding compound is disposed on the first surface and covers the conductive connecting members and the stiffener.
Public/Granted literature
- US12027470B2 Package carrier having a stiffener between solder bumps Public/Granted day:2024-07-02
Information query
IPC分类: