发明授权
US5561319A Integrated circuit structure including CMOS devices protected by patterned nitride passivation and method for the fabrication thereof 失效
集成电路结构包括由图案化氮化物钝化保护的CMOS器件及其制造方法

Integrated circuit structure including CMOS devices protected by
patterned nitride passivation and method for the fabrication thereof
摘要:
A CMOS integrated circuit structure is disclosed having a patterned nitride passivation layer, wherein the nitride is patterned such that it does not overlie the thin gate oxide portions of one or more of the MOS devices. When protection against the effects of external radiation is desired, the thin gate oxide areas of the PMOS devices are left uncovered by the patterned nitride passivation layer. When protection is desired against the effects of internally generated "hot electrons", the thin gate oxide areas of the NMOS devices are left uncovered by the patterned nitride passivation layer.
公开/授权文献
信息查询
0/0