发明授权
US5561772A Expansion bus system for replicating an internal bus as an external bus with logical interrupts replacing physical interrupt lines 失效
扩展总线系统,用于复制内部总线作为外部总线,逻辑中断替代物理中断线

Expansion bus system for replicating an internal bus as an external bus
with logical interrupts replacing physical interrupt lines
摘要:
A compressed I/O bus system for a general-purpose computer multiplexes 32 bit data and addresses on 32 of 42 dedicated parallel signal paths, and optimizes the bus structure by mapping bus requests made by peripheral devices to "high" memory portions of system RAM not dedicated to other purposes. In one aspect a bus controller is programmable to select translation routines stored in system RAM, allowing various models and types of CPUs to be supported. In this aspect, supported CPUs are interchangeable in the system. In another aspect a default interface attaches to the compressed I/O bus of the invention, and translates bus states between the optimized compressed bus and one of an ISA bus or an EISA bus.
公开/授权文献
信息查询
0/0