Invention Grant
US06894467B2 Linear voltage regulator 有权
线性稳压器

Linear voltage regulator
Abstract:
A linear regulator having an output stage including first and second P-channel MOS transistors series connected between a first D.C. supply terminal and an output terminal providing a regulated output voltage, and a circuit for controlling the first and second transistors capable of providing the first and second transistors with first and second control signals according to the output voltage and to the voltage at the midpoint of the series connection.
Public/Granted literature
Information query
Patent Agency Ranking
0/0