Invention Grant
US06901564B2 System and method for product yield prediction 失效
产品产量预测的系统和方法

System and method for product yield prediction
Abstract:
A yield for an integrated circuit is predicted by processing a wafer to have a portion fabricated with at least one layout attribute of the integrated circuit. The portion of the wafer is analyzed to determine an actual yield associated with the at least one layout attribute. A systematic yield associated with the at least one layout attribute is determined based on the actual yield and a predicted yield associated with the at least one layout attribute. The predicted yield assumes that random defects are the only yield loss mechanism. A yield of an actual or proprosed product layout is predicted for the integrated circuit based on the systematic yield.
Public/Granted literature
Information query
Patent Agency Ranking
0/0