Invention Grant
US07669083B2 System and method for re-shuffling test case instruction orders for processor design verification and validation 有权
用于处理器设计验证和验证的重新洗牌测试用例指令命令的系统和方法

System and method for re-shuffling test case instruction orders for processor design verification and validation
Abstract:
A system and method for creating multiple test case scenarios from one test case by shuffling the test case instruction order while maintaining relative sub test case instruction order intact is presented. A test case generator generates and provides a test case that includes multiple sub test cases to a test case executor. In turn, the test case executor recursively schedules and dispatches the test case with different shuffled instruction orders to a processor in order to efficiently test the processor. In one embodiment, the test case generator provides multiple test cases to the test case executor. In another embodiment, the test case generator provides test cases to multiple test case executors that, in turn, shuffle the test cases and provide the shuffled test cases to their respective processor.
Information query
Patent Agency Ranking
0/0