Invention Grant
US08803232B2 High voltage and ultra-high voltage semiconductor devices with increased breakdown voltages 有权
具有增加的击穿电压的高压和超高压半导体器件

High voltage and ultra-high voltage semiconductor devices with increased breakdown voltages
Abstract:
A lateral DMOS transistor is provided with a source region, a drain region, and a conductive gate. The drain region is laterally separated from the conductive gate by a field oxide that encroaches beneath the conductive gate. The lateral DMOS transistor may be formed in a racetrack-like configuration with the conductive gate including a rectilinear portion and a curved portion and surrounded by the source region. Disposed between the conductive gate and the trapped drain is one or more levels of interlevel dielectric material. One or more groups of isolated conductor leads are formed in or on the dielectric layers and may be disposed at multiple device levels. The isolated conductive leads increase the breakdown voltage of the lateral DMOS transistor particularly in the curved regions where electric field crowding can otherwise degrade breakdown voltages.
Information query
Patent Agency Ranking
0/0