Invention Grant
US08956970B1 Method of forming semiconductor device having multilayered plug and related device
有权
形成具有多层插塞的半导体器件和相关器件的方法
- Patent Title: Method of forming semiconductor device having multilayered plug and related device
- Patent Title (中): 形成具有多层插塞的半导体器件和相关器件的方法
-
Application No.: US14200798Application Date: 2014-03-07
-
Publication No.: US08956970B1Publication Date: 2015-02-17
- Inventor: Hyoung-Won Oh , Tae-Jin Lim , Tae-Ki Hong
- Applicant: Samsung Electronics Co., Ltd.
- Applicant Address: KR Suwon-si, Gyeonggi-do
- Assignee: Samsung Electronics Co., Ltd.
- Current Assignee: Samsung Electronics Co., Ltd.
- Current Assignee Address: KR Suwon-si, Gyeonggi-do
- Agency: F. Chau & Associates, LLC
- Priority: KR10-2013-0096010 20130813
- Main IPC: H01L21/4763
- IPC: H01L21/4763 ; H01L21/768

Abstract:
A semiconductor pattern is formed on a substrate. An interlayer insulating layer is formed on the semiconductor pattern. A contact hole in the interlayer insulating layer is formed the semiconductor pattern is exposed. A lower plug is formed in the contact hole by a selective epitaxial growth (SEG) process. An upper plug is farmed in the contact hole on the lower plug by alternately and repeatedly performing a deposition process and an etching process.
Public/Granted literature
- US20150050805A1 METHOD OF FORMING SEMICONDUCTOR DEVICE HAVING MULTILAYERED PLUG AND RELATED DEVICE Public/Granted day:2015-02-19
Information query
IPC分类: