Invention Grant
US09129071B2 Coherence controller slot architecture allowing zero latency write commit 有权
相干控制器插槽架构允许零延迟写入提交

Coherence controller slot architecture allowing zero latency write commit
Abstract:
This invention speeds operation for coherence writes to shared memory. This invention immediately commits to the memory endpoint coherence write data. Thus this data will be available earlier than if the memory controller stalled this write pending snoop responses. This invention computes write enable strobes for the coherence write data based upon the cache dirty tags. This invention initiates a snoop cycle based upon the address of the coherence write. The stored write enable strobes enable determination of which data to write to the endpoint memory upon a cached and dirty snoop response.
Information query
Patent Agency Ranking
0/0