Invention Grant
US09252713B2 Bias circuits and methods for stacked devices 有权
偏置电路和堆叠器件的方法

Bias circuits and methods for stacked devices
Abstract:
Embodiments of the present disclosure include a bias circuit for generating bias voltages to stacked transistors. In one embodiment, stacked transistors are coupled between an input transistor and an output node. A modulated power supply voltage and an input signal produce a voltage at the output node. The modulated power supply voltage is provided as an input to the bias circuit. Bias voltages are generated that change with the power supply voltage. In one embodiment, particular transistors in the stack are biased so that their control terminals are effectively short circuited when the power supply voltage is reduced.
Public/Granted literature
Information query
Patent Agency Ranking
0/0