-
公开(公告)号:US11824500B2
公开(公告)日:2023-11-21
申请号:US17129384
申请日:2020-12-21
Applicant: Qualcomm Incorporated
Inventor: Xiangdong Zhang , Ryan Scott Castro Spring , Marco Cassia , Yan Kit Gary Hau , Kanan Gandhi , Robert Wilson
CPC classification number: H03F1/0227 , H03F3/195 , H03F2200/451
Abstract: An apparatus is disclosed for waveform-tailored average power tracking. In an example aspect, the apparatus includes an amplifier, a power converter, and an average power tracking module. The amplifier is configured to amplify radio-frequency signals using a supply voltage. The radio-frequency signals have different waveforms. The power converter is coupled to the amplifier and configured to provide the supply voltage. The average power tracking module is coupled to the power converter and configured to adjust the supply voltage according to the different waveforms to cause the supply voltage to vary across at least two waveforms of the different waveforms for related average output powers.
-
公开(公告)号:US20150244322A1
公开(公告)日:2015-08-27
申请号:US14298665
申请日:2014-06-06
Applicant: QUALCOMM Incorporated
Inventor: Joonhoi Hur , Paul Joseph Draxler , Calogero Presti , Marco Cassia
CPC classification number: H03F1/0211 , H03F1/0222 , H03F1/0266 , H03F1/223 , H03F3/19 , H03F3/193 , H03F3/21 , H03F2200/108 , H03F2200/18 , H03F2200/451 , H03F2200/61
Abstract: Embodiments of the present disclosure include a bias circuit for generating bias voltages to stacked transistors. In one embodiment, stacked transistors are coupled between an input transistor and an output node. A modulated power supply voltage and an input signal produce a voltage at the output node. The modulated power supply voltage is provided as an input to the bias circuit. Bias voltages are generated that change with the power supply voltage. In one embodiment, particular transistors in the stack are biased so that their control terminals are effectively short circuited when the power supply voltage is reduced.
Abstract translation: 本公开的实施例包括用于向堆叠晶体管产生偏置电压的偏置电路。 在一个实施例中,堆叠晶体管耦合在输入晶体管和输出节点之间。 调制电源电压和输入信号在输出节点产生电压。 调制电源电压被提供给偏置电路的输入。 产生随着电源电压而变化的偏压。 在一个实施例中,堆叠中的特定晶体管被偏置,使得当电源电压降低时,它们的控制端子有效地短路。
-
公开(公告)号:US20130328597A1
公开(公告)日:2013-12-12
申请号:US13646275
申请日:2012-10-05
Applicant: QUALCOMM INCORPORATED
Inventor: Marco Cassia
CPC classification number: G11C5/145 , G11C5/147 , H02M3/07 , H02M2003/071 , H02M2003/072 , H02M2003/076
Abstract: Negative voltage generators that do not require level shifters or AC coupling capacitors are disclosed. In an exemplary design, a negative voltage generator includes first, second, third and fourth switches, a capacitor, and a control circuit. The first switch is coupled between an input node and a first node. The second switch is coupled between the first node and circuit ground. The third switch is coupled between a second node and circuit ground. The fourth switch is coupled between the second node and an output node. The input node receives a positive voltage, and the output node provides a negative voltage. The capacitor is coupled between the first and second nodes. The control circuit (e.g., an inverter) generates a control signal having positive and negative voltage levels for the third switch using a negative voltage level at the second node.
Abstract translation: 公开了不需要电平移位器或AC耦合电容器的负电压发生器。 在示例性设计中,负电压发生器包括第一,第二,第三和第四开关,电容器和控制电路。 第一开关耦合在输入节点和第一节点之间。 第二开关耦合在第一节点和电路地之间。 第三开关耦合在第二节点和电路地之间。 第四开关耦合在第二节点和输出节点之间。 输入节点接收正电压,输出节点提供负电压。 电容器耦合在第一和第二节点之间。 控制电路(例如,反相器)在第二节点处使用负电压电平产生具有用于第三开关的正和负电压电平的控制信号。
-
公开(公告)号:US20220200535A1
公开(公告)日:2022-06-23
申请号:US17129384
申请日:2020-12-21
Applicant: Qualcomm Incorporated
Inventor: Xiangdong Zhang , Ryan Scott Castro Spring , Marco Cassia , Yan Kit Gary Hau , Kanan Gandhi , Robert Wilson
Abstract: An apparatus is disclosed for waveform-tailored average power tracking. In an example aspect, the apparatus includes an amplifier, a power converter, and an average power tracking module. The amplifier is configured to amplify radio-frequency signals using a supply voltage. The radio-frequency signals have different waveforms. The power converter is coupled to the amplifier and configured to provide the supply voltage. The average power tracking module is coupled to the power converter and configured to adjust the supply voltage according to the different waveforms to cause the supply voltage to vary across at least two waveforms of the different waveforms for related average output powers.
-
公开(公告)号:US10177723B2
公开(公告)日:2019-01-08
申请号:US15441500
申请日:2017-02-24
Applicant: QUALCOMM Incorporated
Inventor: Marco Cassia , Jose Cabanillas
IPC: H03F3/217 , H03F1/56 , H03F3/19 , H03F3/21 , H03F3/72 , H03G1/00 , H03F1/02 , H04B1/40 , H04B1/401
Abstract: A power amplifier circuit, including: an input node configured to receive a radio frequency (RF) signal; an output node configured to output an amplified RF signal; a main path switchably coupled between the input node and the output node, and including a first plurality of amplification stages to generate a first amplified RF signal; a bypass path switchably coupled between the input node and the output node, and including at least one second amplification stage to generate a second amplified RF signal; and a coupling switch configured to reuse at least a portion of the bypass path to drive the main path to generate a third amplified RF signal.
-
公开(公告)号:US20180175798A1
公开(公告)日:2018-06-21
申请号:US15413019
申请日:2017-01-23
Applicant: QUALCOMM Incorporated
Inventor: Jose Cabanillas , Marco Cassia , Wei Tai
CPC classification number: H03F1/0277 , H03F1/565 , H03F3/195 , H03F3/211 , H03F3/245 , H03F3/68 , H03F3/72 , H03F2200/111 , H03F2200/171 , H03F2200/222 , H03F2200/267 , H03F2200/318 , H03F2200/378 , H03F2200/387 , H03F2200/411 , H03F2200/429 , H03F2200/432 , H03F2200/451 , H03F2200/534 , H03F2200/537 , H03F2200/541 , H03F2203/21157 , H03F2203/7209 , H03F2203/7215 , H03F2203/7236 , H04B1/04 , H04B1/0483
Abstract: Methods, devices, apparatuses, and systems provide an efficient architecture for multi-mode amplifier modules by combining components of parallel transmit paths and reducing the number of total components used in amplifier modules. One such an amplifier module, including a first transmit path connected in parallel to a second transmit path between an input of the amplifier module and an intermediate node. The amplifier module further includes a common path connected to the intermediate node and an output of the amplifier module. The common path includes one or more shared components for a signal routed through either the first and second transmit paths.
-
公开(公告)号:US09111601B2
公开(公告)日:2015-08-18
申请号:US13646275
申请日:2012-10-05
Applicant: QUALCOMM Incorporated
Inventor: Marco Cassia
CPC classification number: G11C5/145 , G11C5/147 , H02M3/07 , H02M2003/071 , H02M2003/072 , H02M2003/076
Abstract: Negative voltage generators that do not require level shifters or AC coupling capacitors are disclosed. In an exemplary design, a negative voltage generator includes first, second, third and fourth switches, a capacitor, and a control circuit. The first switch is coupled between an input node and a first node. The second switch is coupled between the first node and circuit ground. The third switch is coupled between a second node and circuit ground. The fourth switch is coupled between the second node and an output node. The input node receives a positive voltage, and the output node provides a negative voltage. The capacitor is coupled between the first and second nodes. The control circuit (e.g., an inverter) generates a control signal having positive and negative voltage levels for the third switch using a negative voltage level at the second node.
Abstract translation: 公开了不需要电平移位器或AC耦合电容器的负电压发生器。 在示例性设计中,负电压发生器包括第一,第二,第三和第四开关,电容器和控制电路。 第一开关耦合在输入节点和第一节点之间。 第二开关耦合在第一节点和电路地之间。 第三开关耦合在第二节点和电路地之间。 第四开关耦合在第二节点和输出节点之间。 输入节点接收正电压,输出节点提供负电压。 电容器耦合在第一和第二节点之间。 控制电路(例如,反相器)在第二节点处使用负电压电平产生具有用于第三开关的正和负电压电平的控制信号。
-
公开(公告)号:US12261572B2
公开(公告)日:2025-03-25
申请号:US18483877
申请日:2023-10-10
Applicant: QUALCOMM Incorporated
Inventor: Xiangdong Zhang , Ryan Scott Castro Spring , Marco Cassia , Yan Kit Gary Hau , Kanan Gandhi , Robert Wilson
Abstract: An apparatus is disclosed for waveform-tailored average power tracking. In an example aspect, the apparatus includes an amplifier, a power converter, and an average power tracking module. The amplifier is configured to amplify radio-frequency signals using a supply voltage. The radio-frequency signals have different waveforms. The power converter is coupled to the amplifier and configured to provide the supply voltage. The average power tracking module is coupled to the power converter and configured to adjust the supply voltage according to the different waveforms to cause the supply voltage to vary across at least two waveforms of the different waveforms for related average output powers.
-
公开(公告)号:US12249965B2
公开(公告)日:2025-03-11
申请号:US17808040
申请日:2022-06-21
Applicant: QUALCOMM Incorporated
Inventor: Marco Cassia , Jose Cabanillas
Abstract: Methods and apparatus for providing amplifier protection for a radio frequency (RF) front-end circuit. An example RF front-end circuit generally includes an amplifier with a gain, a first sensor configured to sense a first power (or voltage) of a first node coupled to an input of the amplifier, a second sensor configured to sense a second power (or voltage) of a second node coupled to an output of the amplifier, and logic coupled to the first and second sensors. The logic is generally configured to determine that the second power (or voltage) is outside a range based on the gain and the first power (or voltage) and to take an action to protect the amplifier based on the determination. By utilizing the techniques and apparatus described herein, protection can be provided to the amplifier(s) in an RF front-end circuit without significantly impacting the performance of the RF front-end circuit.
-
公开(公告)号:US09252713B2
公开(公告)日:2016-02-02
申请号:US14298665
申请日:2014-06-06
Applicant: QUALCOMM Incorporated
Inventor: Joonhoi Hur , Paul Joseph Draxler , Calogero Presti , Marco Cassia
CPC classification number: H03F1/0211 , H03F1/0222 , H03F1/0266 , H03F1/223 , H03F3/19 , H03F3/193 , H03F3/21 , H03F2200/108 , H03F2200/18 , H03F2200/451 , H03F2200/61
Abstract: Embodiments of the present disclosure include a bias circuit for generating bias voltages to stacked transistors. In one embodiment, stacked transistors are coupled between an input transistor and an output node. A modulated power supply voltage and an input signal produce a voltage at the output node. The modulated power supply voltage is provided as an input to the bias circuit. Bias voltages are generated that change with the power supply voltage. In one embodiment, particular transistors in the stack are biased so that their control terminals are effectively short circuited when the power supply voltage is reduced.
Abstract translation: 本公开的实施例包括用于向堆叠晶体管产生偏置电压的偏置电路。 在一个实施例中,堆叠晶体管耦合在输入晶体管和输出节点之间。 调制电源电压和输入信号在输出节点产生电压。 调制电源电压被提供给偏置电路的输入。 产生随着电源电压而变化的偏压。 在一个实施例中,堆叠中的特定晶体管被偏置,使得当电源电压降低时,它们的控制端子有效地短路。
-
-
-
-
-
-
-
-
-