Invention Grant
US09393633B2 Method of joining a chip on a substrate 有权
将芯片连接在基板上的方法

Method of joining a chip on a substrate
Abstract:
A method and apparatus for making chip assemblies is disclosed that prevent or reduce the cracking and delamination of ultra low-k dielectrics in the back-end-of-line in Si chips that can occur during the chip assembly process. The method and apparatus apply pressure to the top and bottom surfaces of a substrate during the chip bonding process so that the bending and warping of the assembled modules are reduced. The reduced bending and warping prevent or reduce the cracking and delamination of ultra low-k dielectrics.
Public/Granted literature
Information query
Patent Agency Ranking
0/0