Invention Grant
US09432045B2 Continuous-time oversampling pipeline analog-to-digital converter 有权
连续时间过采样管线模数转换器

Continuous-time oversampling pipeline analog-to-digital converter
Abstract:
A converter may include multiple converter stages connected in series. Each converter stage may receive a clock signal and an analog input signal, and may generate an analog output signal and a digital output signal. Each converter stages may include an encoder generating the digital output signal, a decoder generating a reconstructed signal, a delaying converter generating a delayed signal, and an amplifier generating a residue signal, wherein the delayed signal may be a continuous current signal.
Public/Granted literature
Information query
Patent Agency Ranking
0/0