Invention Grant
US09571105B2 System and method for an accuracy-enhanced DLL during a measure initialization mode 有权
测量初始化模式期间精度增强型DLL的系统和方法

System and method for an accuracy-enhanced DLL during a measure initialization mode
Abstract:
A clock generator having a delay locked loop and a delay control circuit. The delay locked loop receives an input clock signal and adjusts an adjustable delay circuit to generate an output clock signal that is synchronized with received input clock signal. The delay control circuit coupled to the delay locked loop generates a control signal to initialize the delay measure operation to adjust the adjustable delay circuit, after comparing the phase difference of the input clock signal and the output clock signal. The delay control circuit further generates a start measure control signal to start measuring a delay applied to the measurement signal propagating through the adjustable delay circuit, and generates a stop measure control signal to stop the delay measurement of the measurement signal. The delay adjustment of the delay locked loop is then adjusted to apply the delay measurement when synchronizing the input and output clock signals.
Information query
Patent Agency Ranking
0/0