Invention Grant
- Patent Title: Semiconductor arrangement and formation thereof
-
Application No.: US15230646Application Date: 2016-08-08
-
Publication No.: US09742497B2Publication Date: 2017-08-22
- Inventor: Hung-Chang Yu , Kai-Chun Lin , Yu-Der Chih , Ying-Hao Kuo
- Applicant: Taiwan Semiconductor Manufacturing Company Limited
- Applicant Address: TW Hsin-Chu
- Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LIMITED
- Current Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LIMITED
- Current Assignee Address: TW Hsin-Chu
- Agency: Cooper Legal Group, LLC
- Main IPC: H04B10/00
- IPC: H04B10/00 ; H04B10/43 ; H01S5/30 ; H01S5/02 ; H01S5/026 ; G02B6/12 ; G02B6/122 ; G02B6/34 ; G02F1/025 ; H01L21/306 ; H01L23/31 ; H01L27/06 ; H01L29/08 ; H01L29/66 ; H01L31/112 ; H01S5/183 ; H01S5/028 ; G02F1/015

Abstract:
A semiconductor arrangement and a method of forming the same are described. A semiconductor arrangement includes a first layer including a first optical transceiver and a second layer including a second optical transceiver. A first serializer/deserializer (SerDes) is connected to the first optical transceiver and a second SerDes is connected to the second optical transceiver. The SerDes converts parallel data input into serial data output including a clock signal that the first transceiver transmits to the second transceiver. The semiconductor arrangement has a lower area penalty than traditional intra-layer communication arrangements that do not use optics for alignment, and mitigates alignment issues associated with conventional techniques.
Public/Granted literature
- US20160359566A1 SEMICONDUCTOR ARRANGEMENT AND FORMATION THEREOF Public/Granted day:2016-12-08
Information query