- 专利标题： Computing system and processor with fast power surge detection and instruction throttle down to provide for low cost power supply unit
-
申请号： US13631824申请日： 2012-09-28
-
公开(公告)号： US09846463B2公开(公告)日： 2017-12-19
- 发明人: Krishnakanth Sistla , Martin Mark Rowland , Efraim Rotem , Brian J. Griffith , Ankush Varma , Anupama Suryanarayanan
- 申请人： Intel Corporation
- 申请人地址： US CA Santa Clara
- 专利权人： Intel Corporation
- 当前专利权人： Intel Corporation
- 当前专利权人地址： US CA Santa Clara
- 代理机构： Nicholson De Vos Webster & Elliott, LLP
- 主分类号： G06F1/26
- IPC分类号： G06F1/26 ; G06F1/32
摘要：
A processor is described that includes a quick signal path from an input of the processor to logic circuitry within the processor. The input is to receive a fast throttle down signal. The logic circuitry is to throttle down a rate at which the processor issues instructions for execution in response to the fast throttle down signal. The quick signal path is to impose practicably minimal propagation delay of the fast throttle down signal within the processor.
公开/授权文献
信息查询
