Invention Grant
- Patent Title: Asymmetric high-k dielectric for reducing gate induced drain leakage
-
Application No.: US15450508Application Date: 2017-03-06
-
Publication No.: US09922831B2Publication Date: 2018-03-20
- Inventor: Anthony I. Chou , Arvind Kumar , Chung-Hsun Lin , Shreesh Narasimha , Claude Ortolland , Jonathan T. Shaw
- Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATION
- Applicant Address: US NY Armonk
- Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATION
- Current Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATION
- Current Assignee Address: US NY Armonk
- Agency: Roberts Mlotkowski Safran Cole & Calderon, P.C.
- Agent Steven J. Meyers; Andrews M. Calderon
- Main IPC: H01L21/28
- IPC: H01L21/28 ; H01L29/423 ; H01L29/51 ; H01L29/78 ; H01L29/66 ; H01L21/3115 ; H01L21/02

Abstract:
An asymmetric high-k dielectric for reduced gate induced drain leakage in high-k MOSFETs and methods of manufacture are disclosed. The method includes performing an implant process on a high-k dielectric sidewall of a gate structure. The method further includes performing an oxygen annealing process to grow an oxide region on a drain side of the gate structure, while inhibiting oxide growth on a source side of the gate structure adjacent to a source region.
Public/Granted literature
- US20170178913A1 ASYMMETRIC HIGH-K DIELECTRIC FOR REDUCING GATE INDUCED DRAIN LEAKAGE Public/Granted day:2017-06-22
Information query
IPC分类: