利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

151 条记录 (耗时 0.02 秒)

    FOCUS POSITION LOCK DEVICE FOR PROJECTION TELEVISION
    31.
    发明公开
    FOCUS POSITION LOCK DEVICE FOR PROJECTION TELEVISION 审中-公开
    焦点位置锁定装置用于投影电视机

    公开(公告)号：EP1188304A1

    公开(公告)日：2002-03-20

    申请号：EP00928324.3

    申请日：2000-04-24

    申请人： U.S. Precision Lens ,  Mitchell, John D. ,  Okorocha, Livyn O.

    发明人： MITCHELL, John, D. ,  OKOROCHA, Livyn, O.

    IPC分类号： H04N3/22

    CPC分类号： G02B7/04

    摘要： An apparatus (10) for locking a focus position of a lens assembly without causing the lens cell (12) to tilt, comprising: a spacer (22) interposed between the lens cell (12) and the focus mount (14). The spacer (22) is received into a sleeve (16) that is integral with the focus mount (14). The sleeve (16) projects radially outward from the focus mount (14) such that the spacer (22) can be raised and lowered radially with respect to the focus mount (14). The spacer (22) has a cylindrical body (24) with a radial flange (26) at one end. Moreover, the spacer (22) has two ridges that extend downward from a lower surface of the flange (26), each of which is received into a corresponding groove on the sleeve (16), thus, preventing the spacer (22) from rotating within the sleeve (16). The spacer (22) also has an upwardly raised rim (30) extending from an upper surface of the flange (26). The rim (30) is slidably secured into a slot of the focus mount (14), which prevents lateral movement of the spacer (22). Further, a bolt (34) is coupled to an opening (28) within the spacer (22), such that one end of the bolt (34) is disposed and secured within the spacer (22) and the other end of the bolt (34) extends radially outward through the slot of the focus mount (14).

    Vertical deflection with vertical shrink mode
    35.
    发明公开
    Vertical deflection with vertical shrink mode 失效
    垂直偏转具有垂直压缩模式。

    公开(公告)号：EP0642263A1

    公开(公告)日：1995-03-08

    申请号：EP94113181.5

    申请日：1994-08-24

    申请人： THOMSON CONSUMER ELECTRONICS, INC.

    发明人： Wilber, James Albert

    IPC分类号： H04N3/233 ,  H04N3/22

    CPC分类号： H04N3/233 ,  H04N3/22

    摘要： A differential amplifier formed by a pair of transistors (U01C, U01B) couples a vertical sawtooth signal (VRAMP1) to an input side of a vertical deflection amplifier. Nonlinearity of the transistor pair provides S-correction in the vertical direction. The current in the transistor pair varies when vertical height is adjusted, in service operation, so that the nonlinearity changes. In a vertical shrink mode of operation, the amplitude of the sawtooth signal is reduced. The nonlinearity (ratio of VRAMP1/VSAW) associated with a given level of the sawtooth signal that corresponds to a given vertical position in the vertical shrink mode is the same as that associated with the same level of the sawtooth signal in the vertical, non-shrink mode.

    Vertical deflection arrangement for zoom pan features
    38.
    发明公开
    Vertical deflection arrangement for zoom pan features 失效
    VertikalablenkungsvorrichtungfürZoom- undNachführungsfunktion。

    公开(公告)号：EP0578141A2

    公开(公告)日：1994-01-12

    申请号：EP93110558.9

    申请日：1993-07-02

    申请人： THOMSON CONSUMER ELECTRONICS, INC.

    发明人： Wilber, James Albert ,  Lendaro, Jeffrey Basil

    IPC分类号： H04N3/27 ,  H04N3/22 ,  H04N5/44

    CPC分类号： H04N7/0122 ,  H04N3/22 ,  H04N3/27

    摘要： A vertical synchronization signal (SYNC, Fig. 2c) is delayed by a selectable amount (TD, Fig. 2e) to produce a delayed vertical synchronization signal (VRESET, Fig. 2c). The delayed signal causes a beginning of a trace portion of a vertical deflection current (iy, Fig. 3a) to be delayed relative to a video signal (SNTSC, Fig. 3d). The delayed beginning time provides a top panning feature. Synchronization information for the vertical deflection current is obtained from the delayed synchronization signal on a field-by-field basis. The video signal contains a field (301, Fig. 3d) that provides picture information presently displayed on a screen of a cathode ray tube. The synchronization information (VRESET, Fig. 2c) is derived from a vertical synchronization pulse (SYNC, Fig. 3d) of the undelayed vertical synchronization signal that occurs immediately prior to the field and that is associated with the field.

    摘要翻译： 垂直同步信号（SYNC，图2c）被延迟可选量（TD，图2e）以产生延迟垂直同步信号（图2c）。 延迟信号导致垂直偏转电流（iy，图3a）的迹线部分的开始相对于视频信号（SNTSC，图3d）延迟。 延迟开始时间提供了顶级平移功能。 从延迟同步信号逐场获得垂直偏转电流的同步信息。 视频信号包含提供当前显示在阴极射线管的屏幕上的图像信息的场（301，图3d）。 同步信息（VRESET，图2c）从立即在场之前发生并与场相关联的未延迟的垂直同步信号的垂直同步脉冲（SYNC，图3d）导出。

    Deflection system
    39.
    发明公开
    Deflection system 失效
    Ablenkungssystem。

    公开(公告)号：EP0556035A2

    公开(公告)日：1993-08-18

    申请号：EP93300974.8

    申请日：1993-02-10

    申请人： RANK BRIMAR LIMITED

    发明人： Cotton, John Richard

    IPC分类号： H04N3/22 ,  H04N3/227

    CPC分类号： H04N3/227

    摘要： A CRT deflection circuit for use in a flying spot telecine scanner comprises a linear amplifier A1 with a resonant flyback circuit 50 and a flyback shift circuit 70 comprising an inductive DC path L2 carrying a DC offset current and a capacitor C2 carrying the raster scan AC current to the flyback circuit. Since the DC offset current is not applied to the flyback circuit 50, the circuit can fly-back to non symmetrical beam positions, so that the entire scan can be displaced by a shift applied to the input of the amplifier A1.

    摘要翻译： 用于飞点电视电影扫描仪的CRT偏转电路包括具有谐振回扫电路50的线性放大器A1和包含承载DC偏置电流的电感DC路径L2的反激移位电路70以及承载光栅扫描AC电流的电容器C2 到反激电路。 由于DC偏置电流不施加到回扫电路50，所以电路可以飞回到非对称的波束位置，使得整个扫描可以通过施加到放大器A1的输入的移位来移位。

    Raster position adjusting circuit
    40.
    发明公开
    Raster position adjusting circuit 失效
    RASTER位置调整电路

    公开(公告)号：EP0510330A3

    公开(公告)日：1993-07-14

    申请号：EP92103268.6

    申请日：1992-02-26

    申请人： MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.

    发明人： Yamate, Kazunori ,  Kinoshita, Hideo ,  Uenishi, Chikara ,  Ugajin, Masafumi ,  Kidokoro, Shinichi ,  Yamagiwa, Hiroshi

    IPC分类号： H04N3/22

    CPC分类号： H04N3/227 ,  H04N3/22

    摘要： A raster position adjusting circuit for controlling the raster position on a CRT, the circuit being equipped with a constant-current supply source (15) and a voltage-controlled type current supply source (16) which are coupled to each other. The drawing current of the voltage-controlled type current supply source (16) is arranged to be controllable in accordance with the output voltage from a digital-to-analog converter (17), thereby controlling the emitter-base voltages of first and second transistors (4,5) connected to a junction point between both the current supply sources. This control of the emitter-base voltages of the first and second transistors allows the control of the direction and value of a current flowing through a horizontal deflecting coil (9), thereby effecting the raster position adjustment.