利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

2903 条记录 (耗时 0.03 秒)

    CODER
    51.
    发明授权
    CODER 有权

    公开(公告)号：EP2091257B1

    公开(公告)日：2017-12-27

    申请号：EP07829562.3

    申请日：2007-10-11

    申请人： Panasonic Corporation

    发明人： TANAKA, Toshihiro ,  ISHIDA, Keiichi

    IPC分类号： H04N19/126 ,  H04N19/13 ,  H04N19/149 ,  H04N19/15 ,  H04N19/194 ,  H04N19/436 ,  H04N19/46 ,  H04N19/70 ,  H03M7/40

    CPC分类号： H03M7/4006 ,  H04N19/126 ,  H04N19/13 ,  H04N19/149 ,  H04N19/15 ,  H04N19/194 ,  H04N19/436 ,  H04N19/46 ,  H04N19/70

    摘要： A coder has a binarizing circuit (130) for converting multivalued data into a binary symbol sequence, the multivalued data being generated from an input signal and having a plurality of contexts, an arithmetic code amount approximating circuit (200) for calculating a prediction code amount in the predetermined coding unit from the binary symbol sequence, and a coding circuit (102) for coding the input signal arithmetically on the basis of the prediction code amount. The arithmetic code amount approximating circuit (200) includes a selector (230) for dividing the binary symbol sequence into a plurality of groups based on the contexts, a plurality of code amount approximating circuits (211-214) for calculating, from the binary symbol sequence divided into a plurality of groups, the prediction code amount of the group based on at least the section range in arithmetic coding, and an adder (231) for adding the prediction code amounts from all code amount approximating circuits and outputting the prediction code amount in the specified coding unit.

    CODED BLOCK FLAG CODING
    58.
    发明授权
    CODED BLOCK FLAG CODING 有权
    编码块标志编码

    公开(公告)号：EP2834978B1

    公开(公告)日：2017-09-06

    申请号：EP13714458.0

    申请日：2013-03-19

    申请人： Qualcomm Incorporated

    发明人： GUO, Liwei ,  WANG, Xianglin ,  KARCZEWICZ, Marta

    IPC分类号： H04N19/46 ,  H04N19/176 ,  H04N19/70 ,  H04N19/96 ,  H04N19/186

    CPC分类号： H04N19/96 ,  H04N19/13 ,  H04N19/159 ,  H04N19/176 ,  H04N19/186 ,  H04N19/46 ,  H04N19/70

    摘要： A video encoder generates a bitstream that includes a residual quad tree (RQT) for a coding unit (CU). The CU is larger than a maximum-allowable transform unit (TU) size and the RQT includes a hierarchy of nodes. A root node of the RQT corresponds to the CU as a whole and leaf nodes of the RQT correspond to TUs of the CU. The root node is associated with a coded block flag (CBF) for a chroma component. The CBF for the chroma component indicates whether any of the TUs of the CU are associated with a significant coefficient block that is based on samples of the particular chroma component. A video decoder receives the bitstream and determines, based on the CBF, whether coefficient blocks associated with TUs that correspond to the leaf nodes include non-zero coefficients.

    摘要翻译： 视频编码器生成包括用于编码单元（CU）的残余四叉树（RQT）的比特流。 CU大于最大允许的变换单元（TU）大小，并且RQT包括节点层次结构。 RQT的根节点作为整体对应于CU，并且RQT的叶节点对应于CU的TU。 根节点与色度分量的编码块标志（CBF）相关联。 色度分量的CBF指示CU的任何TU是否与基​​于特定色度分量的样本的有效系数块相关联。 视频解码器接收比特流并且基于CBF确定与对应于叶节点的TU相关联的系数块是否包括非零系数。