摘要:
A network switch including a central memory that stores device identification information, port numbers, control information, and packet data received at the ports of the switch. The memory includes a packet section that stores packet data and a device identification section that stores identification entries, where each entry corresponds to a network device coupled to a port of the switch. The switch includes a switch manager to control data flow between the ports and the central memory. Each of the identification entries includes a unique network address to identify one of the network devices and a port number to identify one of the network ports. Each of the identification entries is located within the central memory at a hash address derived by hashing the unique network address. Hash logic receives and hashes each network address to determine a hash address, which is used to access the identification entries. The memory is organized into a chain structure to enable quick access of entries. The switch manager further includes a control memory for storing control registers, including a freepool control register for identifying a freepool chain of memory sectors, a receive control register for identifying a corresponding receive sector chain and a transmit control register for identifying a corresponding transmit packet chain for each of the ports.
摘要:
A network switch including a plurality of network ports for receiving and transmitting data, where each port includes at least one statistics register for storing statistics information, such as Ethernet statistical and configuration information. The switch also includes a switch manager, which further includes a memory, retrieval logic for detecting a statistics request signal and for respondingly retrieving the statistics information for storage in the memory, and response logic for asserting a statistics response signal after the statistics information is stored. A processor is coupled to the switch manager through a bus, where the processor asserts the statistics request signal and then detects assertion of the statistics response signal. Upon detecting the response signal, the processor retrieves the statistics information from the memory. In this manner, the processor is removed from direct connection to the statistics registers and free to complete other tasks while the information is being gathered by the switch manager, thereby increasing the efficiency of the processor and of the network switch. Each port preferably includes a network interface, a processor port interface for enabling the switch manager to retrieve the statistical information, and a data bus interface for network traffic. The switch manager thus includes two separate bus connections to each of the ports, so that statistical reads do not interfere with network data packet flow.
摘要:
A network switch for transferring packets of information including a plurality of shared packet buffers for a plurality of network ports. The network switch includes a switch matrix for providing independent input and output data channels between any one of the packet buffers and any of the network ports. The network switch further includes a switch controller for controlling transfer of data packets between the network ports and the packet buffers. In this manner, all of the packet buffers are shared and accessible by any of the network ports through the switch matrix. Each of the packet buffers stores only one data packet at a time, although the packet buffers may also be expanded to store multiple packets. The switch matrix includes an input switch with inputs coupled to the network ports and outputs coupled to the packet buffers and programmable crosspoint connections. Furthermore the switch matrix includes an output switch with inputs coupled to the packet buffers and outputs coupled to the network ports and programmable crosspoint connections. A packet processor is also included for handling new address and for duplicating packets if multicast or broadcast.
摘要:
Method and apparatus for establishing restricted broadcast groups in a switched network. The method assigns different virtual LAN identifiers (VLAN-IDs) to different subsets of associated end systems or access ports. Tables are maintained for mapping the VLAN-IDs with associated end systems and access ports. When a broadcast packet is received at a first switch, it is encapsulated with a VLAN header, including the VLAN-IDs, and sent out a multicast channel to all other switches in the network (domain). The original packet is sent out the other access ports of the receiving switch for the designated VLAN-IDs. The switches receiving the VLAN packet remove the header and send the original packet out access ports associated with the VLAN-IDs extracted from the header. The method provides a mechanism for forwarding broadcast packets of a protocol not supported by the switching mechanism, as well as multicast packets and unicast packets from undiscovered end systems.
摘要:
A network switch including a central memory that stores device identification information, port numbers, control information, and packet data received at the ports of the switch. The memory includes a packet section that stores packet data and a device identification section that stores identification entries, where each entry corresponds to a network device coupled to a port of the switch. The switch includes a switch manager to control data flow between the ports and the central memory. Each of the identification entries includes a unique network address to identify one of the network devices and a port number to identify one of the network ports. Each of the identification entries is located within the central memory at a hash address derived by hashing the unique network address. Hash logic receives and hashes each network address to determine a hash address, which is used to access the identification entries. The memory is organized into a chain structure to enable quick access of entries. The switch manager further includes a control memory for storing control registers, including a freepool control register for identifying a freepool chain of memory sectors, a receive control register for identifying a corresponding receive sector chain and a transmit control register for identifying a corresponding transmit packet chain for each of the ports.
摘要:
In an ATM switch, an input port number, an input VPI and an input VCI are used to generate a header appended to the cell when the cell is transmitted. The input port number and the input VPI are combined to form a pointer to a look-up table (LUT). The LUT entry contains a first portion of a pointer to an Input Translation Table (ITT). An ITT entry provides sufficient information to generate the header. The LUT entry contains also some or all of the bits of a mask to be applied to the input VCI to obtain a second portion of the pointer to the ITT. The number of the mask bits is variable. All the mask bits are 1. The mask bits are separated from the first portion of the ITT pointer by a 0 bit.
摘要:
A switch having a non-blocking, self-routing switching fabric (41) for routing data packets from the input ports to the output ports of the switching fabric in accordance with a virtual circuit designation and an output port address that is carried by each data packet requires that the output port address for each of the data packets being specified by the first few bits of a switch header that is appended to said packet. The switching fabric (41) advantageously is composed of a plurality of parallel connected single bit wide sorting networks followed by a plurality of parallel connected routing networks for providing multi-bit wide data paths between its input ports and its output ports. Moreover, the switching fabric (41) is constructed to have one multi-bit wide sorting network and a plurality of multi-bit wide routing networks for giving plural input ports simultaneous access to identical output ports. For that reason, the address bits for each of the packets are transmitted in bit parallel on all bits of said multi-bit wide data path, together with a prepended stopper ID that distinquishes each data packet from any other data packet that can be simultaneously routed to the same output port of said switching fabric (41), thereby preventing data packets from different inputs from being intermingled at said output ports.
摘要:
In a communication network having a set of hosts and switch based label swapping communication nodes, each node has a control processor that is also a host that sends and receives messages via the switching apparatus in its associated node. At least one of the hosts includes a distribution tree set up procedure. That procedure stores source and destination data designating a set of source hosts and a set of destination hosts in the communication network, and defines a distribution tree of virtual connections. The designated source hosts and destination hosts may include the control processors of some or all the network nodes. The defined virtual connections include a virtual connection from each designated source host to all of the designated destination hosts, and message labels for all messages sent by the source hosts to be routed to the destination nodes. The virtual connections convey each message from the source hosts that have the defined message labels to all the designated destination hosts as a single multicast message. The message labels are defined so that overlapping portions of the virtual connections use the same message labels. All the nodes in the distribution tree are programmed by sending one or more virtual connection set up messages that instruct the nodes in the distribution tree on the label swapping data to be stored in each such node.
摘要:
The invention relates to a switching element and method for controlling the same, for high-speed data traffic. The switching element comprises two input ports (I1, I2) and two output ports (01, 02), wherethrough data is transmitted in parallel form as data elements; a switching unit (1) for connecting the input and output ports; and a control unit (2), by means of which, on the basis of the address part of each data element, the bus is connected through the switching unit in between the input and output port for sending data elements.