摘要:
A liquid crystal display including a liquid crystal panel of an active matrix type is provided. The liquid crystal display includes source lines and gate lines, pixel electrodes, switching elements, a source driver, a gate driver, and a failure inspection circuit. The source lines and the gate lines are disposed in a lattice form. The pixel electrode is disposed in a pixel region defined by the source line and the gate line. The switching element is disposed corresponding to the pixel electrode. The source driver drives the source lines. The gate driver drives the gate lines. The failure inspection circuit is connected to the source lines or the gate lines, and performs inspection of the source lines or the gate lines. The failure inspection circuit includes monitor input signal lines, monitor output signal lines, a determination circuit that detects voltage levels of output signals from the monitor output signal lines, and an expected value comparison circuit that compares outputs from the determination circuit with expected values.
摘要:
Provided is a display device which is the liquid crystal display device (12) in which the transparent interlayer (3) is provided between the liquid crystal display panel (1) and the transparent substrate (11) having a touch panel function and disposed on a front side of the liquid crystal display panel (1). In the liquid crystal display device (12), the outermost periphery of the transparent interlayer (3) is shaped like a frame, and the same material is used to form a frame-shaped transparent interlayer (7) and the transparent interlayer (3) that constitutes an entire display area to prevent the liquid material of the interlayer (3) leaking out of the liquid crystal display device (12) during manufacture of a product or while the product is in use.
摘要:
A plurality of cascaded unit register circuits (38) which comprises a bidirectional shift register (30) include main stages and dummy stages at the top before the main stages and dummy stages at the bottom after the main stages. A k-th stage outputs a pulse P k in synchronization with a clock signal with a reference point N1 being at H level. The main stages include terminals NSF and NSB for setting N1 to H to which P k - 1 and P k+1 are input, respectively, and terminals NRB and NRF for setting N1 to L level to which P k - 2 and P k+2 are input, respectively. The order of generation of clock signals is reversed according to the direction of a shift, and whether a start trigger signal is applied to a top stage or a bottom stage is switched. Top dummy stages do not have NRB. Bottom dummy stages do not have NRF.
摘要:
An electrostatic capacitive coupling-type touch panel is provided which interacts not only with a finger-based input but also with a touch using non-conductive input means. The touch panel includes coordinate detection electrodes (XP1 - XP4, YP1 - YP4) for detecting XY position coordinates and transparent Z electrodes. The Z electrodes are arranged over the coordinate detection electrodes (XP1 - XP4, YP1 - YP4) at certain intervals with spacers (4) disposed therebetween. An elastic layer (5) that is deformed along the shape of the spacers (4) by compressive force resulting from touch pressing presses the Z electrodes.
摘要:
In a liquid crystal display device of IPS mode with a smaller number of layers, a gate electrode (101) is formed on a TFT substrate (100). A gate insulating film (102) is formed to cover the gate electrode, on which a semiconductor layer (103) is formed. A drain electrode (104) and a source electrode (105) are placed on the semiconductor layer. A planar pixel electrode (106) is formed from ITO on the gate insulating film (102) prior to the formation of the drain electrode (104), source electrode (105), image signal line (20), and the like. This process is performed to prevent the image signal line (20), the drain electrode (104), the source electrode (105), and the like, from being consumed by the cell reaction through a developer (300) during the patterning of the ITO when a pin hole is present in the ITO, in order not to cause disconnection. As a result, it is possible to improve the production yield and achieve high reliability.
摘要:
A display device comprises a coordinate input device (TP) including a transparent substrate (SUB3) having a first signal interconnect (SIG1) disposed outside a detection region and having one end connected to the detection electrodes and being formed with a first electrode terminal at the other end thereof, and a flexible interconnect substrate (FPC2) connected to the first electrode terminal; and a display panel (PNL) for image display; wherein the coordinate inputting device has a second signal interconnect (SIG2) disposed outside the first signal interconnect near the peripheral edge of the transparent substrate, the second signal interconnect surrounding the area where the detection region is included and the first signal interconnect is formed and being opened at opposite ends thereof and connected to respective electrode terminals for inspection, wherein the second signal interconnect is formed of a thin conductive film disposed along the peripheral edge portion of the transparent substrate.
摘要:
A display device includes a plurality of thin-film transistors formed on a substrate on which a display area is formed. At least one of the plurality of thin-film transistors includes a gate electrode, a gate insulating film formed to cover the gate electrode, an interlayer insulating film formed on an upper surface of the gate insulating film and having an opening formed in an area where the gate electrode is formed in plan view, a pair of heavily-doped semiconductor films arranged on an upper surface of the interlayer insulating film with the opening interposed therebetween, a polycrystalline semiconductor film formed across the opening and formed in the area, the polycrystalline semiconductor film being electrically connected to the pair of heavily-doped semiconductor films, and a pair of electrodes formed to overlap the pair of heavily-doped semiconductor films, respectively, without overlapping the polycrystalline semiconductor film.