-
公开(公告)号：EP3296883B1
公开(公告)日：2020-03-11
申请号：EP16806498.8
申请日：2016-01-04
发明人： LI, Yansong
IPC分类号： G06F13/16
-
公开(公告)号：EP3382564A1
公开(公告)日：2018-10-03
申请号：EP16874513.1
申请日：2016-07-28
发明人： LI, Yansong
IPC分类号： G06F13/16
CPC分类号： G06F13/1689 , G06F3/0611 , G06F3/0655 , G06F3/0679 , G06F13/16 , G06F13/161 , G06F13/4243
摘要： A non-volatile storage device is disclosed. The non-volatile storage device includes an interface module (11), a control module (12), a read cache (13), and a storage chip (14). The interface module is configured to: receive a first read request signal sent by a host (401), where the first read request signal includes an address of the storage chip; when read data requested by the first read request signal is not stored in the read cache (402), instruct the control module to read the read data from the storage chip (403); and before the host ends a current read operation period, send a first interrupt signal (404) and predetermined data (405) to the host, where the predetermined data is used to cause the host to end the read operation period, and the first interrupt signal is used to instruct the host to execute an interrupt handler after the read operation period (406). In this way, the interrupt signal is sent, so that the host enters the interrupt handler to wait for correct data, preventing the host from obtaining incorrect data to perform a subsequent operation.
-
3.发明授权DEVICE, LINK ENERGY MANAGEMENT METHOD AND LINK ENERGY MANAGEMENT SYSTEM FOR PERIPHERAL COMPONENT INTERCONNECT (PCI) EXPRESS 有权设备，链路能量管理方法和连接能量管理系统，用于周边部件互连（PCI）表达
公开(公告)号：EP2685760B1
公开(公告)日：2018-04-04
申请号：EP11858152.9
申请日：2011-07-27
发明人： LI, Yansong
CPC分类号： G06F1/3278 , G06F1/3253 , G06F13/4018 , G06F13/4022 , G06F13/4282 , G06F2213/0026 , Y02D10/157
摘要： Embodiments of the present invention disclose a PCI express device, and a link energy management method and device. The method includes: obtaining, by a first device, adjustment information for performing adjustment processing on a current rate and/or bit width of a PCI express link; stopping, by the first device, data sending, and clearing a master enable bit of a configuration space command register of a second device at an opposite end of the link, so that the second device stops data sending after current data sending is finished; performing, by the first device, adjustment processing on the rate and/or bit width of the link according to the adjustment information; resuming, by the first device, the data sending, and resetting the master enable bit, so that the first device and the second device send and receive data again at a rate and/or bit width that is obtained after the adjustment processing.
-
公开(公告)号：EP3489822A1
公开(公告)日：2019-05-29
申请号：EP17840741.7
申请日：2017-03-24
发明人： LI, Yansong
IPC分类号： G06F9/445
摘要： A data loading system is provided, and the data loading system includes a processing module (401), a nonvolatile memory (403), and a programmable logic device (402). The processing module (401) and the programmable logic device (402) are separately connected to different data interfaces of the nonvolatile memory (403); the nonvolatile memory (403) stores start code of the processing module (401) and configuration data of the programmable logic device (402); and the processing module (401) and the programmable logic device (402) are configured to respectively obtain the start code and the configuration data from the nonvolatile memory (403) at the same time under the action of a first synchronization clock. The system can increase a speed and reliability of data loading and increase a start speed and reliability of a board.
-
公开(公告)号：EP2827255B1
公开(公告)日：2019-01-02
申请号：EP13881464.5
申请日：2013-10-12
发明人： ZHU, Xiaoming , LIU, Guanghui , LI, Yansong
IPC分类号： G06F9/4401 , G06F13/40 , G06F1/26 , G06F15/177
-
公开(公告)号：EP2747344B1
公开(公告)日：2016-01-20
申请号：EP13782927.1
申请日：2013-04-27
发明人： LI, Yansong , WANG, Jiangtao
CPC分类号： H04L12/10 , G06F1/3206 , G06F1/3234 , H04L41/0833 , H04L41/0893 , Y02D50/30
摘要： The present invention discloses a method and an apparatus for adjusting device power consumption. The method includes: grouping multiple devices into at least one device group, setting a group power consumption ceiling threshold for the device group, and setting a device power consumption ceiling threshold for each device in the device group; obtaining current total power consumption of the device group, and when the current total power consumption of the device group exceeds the group power consumption ceiling threshold, determining whether current power consumption of each device in the device group exceeds the device power consumption ceiling threshold of the device; when the current power consumption of each device exceeds the device power consumption ceiling threshold of the device, reducing power consumption of each device to the device power consumption ceiling threshold of the device; and when current power consumption of a device exceeds a device power consumption ceiling threshold of the device, setting a new power consumption ceiling threshold for the device, and reducing power consumption of the device to the new power consumption ceiling threshold or less than the new power consumption ceiling threshold. The method and the apparatus in the present invention fully use the power budget of the device and give full play to device performance.
-
公开(公告)号：EP2889773B1
公开(公告)日：2018-05-23
申请号：EP14786436.7
申请日：2014-03-31
发明人： LI, Yansong
CPC分类号： G06F11/1441 , G06F11/2015
摘要： The present invention discloses a method for backing up data in a case of a power failure of a storage system, and a storage system controller. The method includes: when a power failure is detected, acquiring current refresh progress of a buffer in a storage system, an address, in the buffer, of data that is in the buffer and needs to be backed up to a non-volatile memory in the storage system, and first time required for backing up the data; calculating, according to the current refresh progress of the buffer and the address of the data in the buffer, second time for which the data can at least keep being not lost since a last refresh; and stopping refreshing the buffer, and backing up the data to the non-volatile memory, if the second time is greater than the first time. According to the present invention, when a power failure occurs to a storage system and data in a buffer needs to be backed up to a non-volatile memory, a refresh operation is stopped in a case in which data backup can be completed before a refresh is performed again on to-be-backed-up data, so that power consumption resulting from an unnecessary refresh operation can be saved and power supply time of a backup power supply can be extended.
-
公开(公告)号：EP3296883A1
公开(公告)日：2018-03-21
申请号：EP16806498.8
申请日：2016-01-04
发明人： LI, Yansong
IPC分类号： G06F13/16
摘要： A storage apparatus accessed by using a memory bus is disclosed. The apparatus includes an interface controller, a storage module, a storage controller, a command register, a status register, and a buffer. In addition, the interface controller can be electrically connected to a memory module interface of a computer system. The interface controller receives an access command for accessing the storage module sent by a CPU. The interface controller writes the access command into the command register, and records a current access status or result by using the status register. The storage controller performs status setting on the status register according to the access command in the command register, and performs a corresponding read/write operation on the storage module. In this solution, the storage apparatus can be electrically connected to the memory module interface of the computer system and the storage apparatus has a relatively small size, so that space is saved, thereby improving an installation density and a storage capacity of the storage apparatus. By additionally setting the command register and the status register, a data access space of the storage apparatus is no longer limited by an addressing space provided by the CPU.
摘要翻译： 公开了通过使用存储器总线访问的存储设备。 该装置包括接口控制器，存储模块，存储控制器，命令寄存器，状态寄存器和缓冲器。 另外，接口控制器可以电连接到计算机系统的存储器模块接口。 接口控制器接收CPU发送的访问存储模块的访问命令。 接口控制器将访问命令写入命令寄存器，并使用状态寄存器记录当前访问状态或结果。 存储控制器根据命令寄存器中的访问命令对状态寄存器进行状态设置，并对存储模块进行相应的读写操作。 在该方案中，可以将存储装置电连接到计算机系统的存储器模块接口，并且存储装置具有相对较小的尺寸，从而节省了空间，从而提高了存储装置的安装密度和存储容量。 通过额外设置命令寄存器和状态寄存器，存储装置的数据存取空间不再受CPU提供的寻址空间的限制。
-
公开(公告)号：EP2778926B1
公开(公告)日：2018-03-14
申请号：EP12875455.3
申请日：2012-11-07
发明人： LI, Yansong
CPC分类号： G06F11/1469 , G06F11/1076 , G06F11/2082 , G11B20/1879 , G11B20/1883 , G11B2020/1893
摘要： The present invention discloses a hard disk data recovery method, apparatus, and system. The method includes: recording a logical block address corresponding to erroneous data and existing in a hard disk if an error is discovered when data is read from the hard disk; performing a recovery operation for data at a first physical block address corresponding to the logical block address according to a preset algorithm to obtain recovered data; and sending an instruction of writing the recovered data into the logical block address to the hard disk so that the hard disk writes the recovered data into the logical block address according to the instruction, where the logical block address corresponds to a remapped second physical block address. The present invention further discloses a hard disk data recovery apparatus and system. The objective of the present invention is to provide a hard disk data recovery method, apparatus, and system to write the recovered data obtained according to the preset algorithm into a sector corresponding to a remapped new physical block address, thereby repairing an erroneous sector or a bad block of the hard disk quickly and improving efficiency of repairing the erroneous sector of the hard disk or the bad block of the hard disk.
-
公开(公告)号：EP2899639B1
公开(公告)日：2016-08-03
申请号：EP14784396.5
申请日：2014-04-30
发明人： LI, Yansong
CPC分类号： G06F12/1408 , G06F21/79 , G06F2212/2024
-
-
-
-
-
-
-
-
-
搜索结果
24 条记录 (耗时 0.015 秒)
