摘要:
A graphics integrated circuit chip is used in a set-top box for controlling a television display. The graphics chip processes analog video input, digital video input, a graphics input and an audio input simultaneously. The chip incorporates a unified memory architecture that provides a high level of system performance while conserving memory bandwidth and chip size. Video and graphics scaling capabilities as well as anti-flutter filtering capability are provided.
摘要:
A video system (100) includes a chrominance processing arrangement (200). The chrominance processing arrangement (200) includes a burst accumulator (240) operative to detect a polarity inversion within a burst interval associated with a horizontal line of video information, and generate at least one output signal that compensates for the detected polarity inversion.
摘要:
A deinterlacing apparatus and method use a buffer unit having a previous field buffer, a current field buffer, and a next field buffer to store, sequentially, individual fields of an image signal; calculate a Sum of Absolute Difference (SAD) value of a predetermined search region unit with reference to a next field stored in the next field buffer and a previous field stored in the previous field buffer; determine whether the predetermined search region is a still region and whether a source of the image signal is a film based on the SAD value; uses a 3D interpolation unit to output adaptively a temporal interpolation value and a spatial interpolation value based on motion information; and adaptively select a deinterlacing result based on the previous field, the next field, and an output of the 3D interpolation unit according to a signal outputted from the still region/film mode detection unit.
摘要:
A graphics integrated circuit chip is used in a set-top box for controlling a television display. The graphics chip processes analog video input, digital video input, a graphics input and an audio input simultaneously. The chip incorporates a unified memory architecture that provides a high level of system performance while conserving memory bandwidth and chip size. Video and graphics scaling capabilities as well as anti-flutter filtering capability are provided.
摘要:
A technique to derive a television color subcarrier frequency signal from a computer video signal is described, A computer generates a computer video signal including a horizontal synchronization signal component, The horizontal synchronization signal component is applied to a subcarrier frequency generator to produce a pixel clock signal and a subcarrier relative phase signal which are applied to a digital encoder. The digital encoder processes the computer video signal, the pixel clock signal, and the subcarrier relative phase signal to generate an analog baseband television signal. The subcarrier frequency generator includes a frequency conversion circuit, a timing source, and a deviation compensator. The conversion circuit receives the horizontal synchronization signal and generates the pixel clock signal. The timing source is used to generate a reference clock signal. The deviation compensator includes a signal comparison circuit to process the pixel clock signal and the reference clock signal and derive a count signal. A ratio counter circuit then processes the count signal and generates a subcarrier relative phase signal, for processing by the digital encoder.
摘要:
A system for overlaying digital character signals on an analog video source signal including a predetermined color subcarrier includes a subcarrier phase lock loop (14), a digital character generating device (28), a digital video encoder (18), and a switching device (24). The subcarrier phase lock loop separately generates a color subcarrier and a system clock signal which are locked to the color subcarrier of the analog video source signal. The digital character generating device detects horizontal and vertical timing of pixel information in the analog video source signal, and generates digital character signals that are to be overlaid in predetermined pixels of the analog video source signal. The digital video encoder is responsive to the color subcarrier and system clock signals for generating a separate color subcarrier which is locked to the color subcarrier of the analog video source signal. The digital video encoder also converts the digital character signals from the digital character generating means into an analog video output signal that includes the color subcarrier generated in the digital video encoder. The switching means directs the analog video output signal from the digital video encoder or the analog video source signal to an output of the system during pixels times when a digital character is to be overlaid or not overlaid, respectively, on the analog video source signal.
摘要:
The phase of a burst locked oscillator (7) controlling a PAL chrominance decoder (4) is controlled by a processor including means (11,12) for summing V and U chrominance signal components of picture signal samples provided by the decoder, means (13 to 16) for protecting the difference between summed V from alternate lines of the picture signal, means (20,21) for integrating the V-difference value over a field of the television signal, and a second order loop filter (23) via which the integrated signal is applied to the oscillator (7) in a feed back loop to correct the phase of the oscillator.
摘要:
s7 A digital oscillator including an integrator (32, 33) for cumulatively integrating a specified signal and a controller (34-37) responsive to a control signal for maintaining the output frequency of the integrator (32, 33) within a limit corresponding to the amplitude of the control signal.
摘要:
A digital TV receiver includes an apparatus for generating a skew corrected clock. The apparatus consists of a fixed frequency, free running oscillator (22) for producing a signal (FFOS) having a frequency which is a fixed integer multiple K of the desired nominal frequency of the skew-corrected clock signal, and a divide-by-K circuit (30) which is reset once every horizontal line. The divide-by-K circuit comprises a divide-by-m circuit connected in series with a flip-flop (50), with said divide-by-m circuit (40) being reset by a first control signal (FCS) once every horizontal line. The apparatus additionally includes means (Fig. 2/SCS) for preventing the output of the flip-flop (50) from changing while the divide-by-m circuit is reset in response to the first control signal (FCS). In accordance with another aspect of this invention, the state of the divide-by-K circuit (30) is captured (150/SES) and saved for use in a chroma demodulation apparatus (Fig. 6) just before it is reset.