利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

3 条记录 (耗时 0.013 秒)

    Digital phase-locked loop circuit
    2.
    发明专利
    Digital phase-locked loop circuit 有权

    公开(公告)号：JP5305935B2

    公开(公告)日：2013-10-02

    申请号：JP2009007794

    申请日：2009-01-16

    申请人： ルネサスエレクトロニクス株式会社

    发明人： 藤野　　聡 ,  雅史 渡邉

    IPC分类号： H03L7/085

    CPC分类号： H03L7/085 ,  H03L7/0991 ,  H03L2207/50

    摘要： A digital phase-locked loop circuit includes: a first counter which counts a first clock; a second counter which counts third clocks into which a second clock is divided; a first phase detector which detects a relative phase difference between the first and the third clocks according to a first comparison result that clocks in which the third clock is delayed are compared with the first clock and a second comparison result that clocks in which the first clock is delayed are compared with the third clock; a second phase detector which measures the period of the second clock; a phase error calculating unit which calculates a phase difference between the first and the third clocks according to the value that the result detected by the first phase detector is normalized by the result detected by the second phase detector and the count values of the first and the second counters; and a DCO which outputs the second clock according to the result calculated by the phase error calculating unit.