Task execution controller and program
    1.
    发明专利
    Task execution controller and program 有权
    任务执行控制器和程序

    公开(公告)号:JP2011191806A

    公开(公告)日:2011-09-29

    申请号:JP2010054849

    申请日:2010-03-11

    Abstract: PROBLEM TO BE SOLVED: To determine whether a time constraint is violated by simple processing.
    SOLUTION: A slot calculation unit 45 calculates a current slot number and stores it in a slot storage unit 46. When each of control tasks of a recognition processing portion 40A, a vehicle speed calculation portion 40B, a brake control portion 40C, and a steering control portion 40D is activated, a slot number at the time of an output of an execution result used as input data is obtained from a task table storage unit 48, and it is determined whether a time constraint is violated based on a permissible slot number for the input data stored in a constraint table storage unit 50. When an execution result of each control task is outputted, the stored current slot number stored in the slot storage unit 46 is read, and it is determined whether a time constraint is violated based on a permissible slot number for the output stored in the constraint table storage unit 50.
    COPYRIGHT: (C)2011,JPO&INPIT

    Abstract translation: 要解决的问题:通过简单处理来确定时间约束是否被违反。 解决方案:时隙计算单元45计算当前时隙号并将其存储在时隙存储单元46中。当识别处理部分40A,车速计算部分40B,制动控制部分40C, 并且转向控制部分40D被激活,从任务表存储单元48获得输出用作输入数据的执行结果时的时隙号,并且基于允许的时间确定是否违反时间约束 存储在约束表存储单元50中的输入数据的时隙号。当输出每个控制任务的执行结果时,存储在时隙存储单元46中的存储的当前时隙号被读取,并且确定时间约束是否是 基于存储在约束表存储单元50中的输出的允许时隙号被违反。版权所有:(C)2011,JPO&INPIT

    Verification device, verification method, and verification program
    2.
    发明专利
    Verification device, verification method, and verification program 审中-公开
    验证设备,验证方法和验证程序

    公开(公告)号:JP2014016752A

    公开(公告)日:2014-01-30

    申请号:JP2012153173

    申请日:2012-07-09

    Abstract: PROBLEM TO BE SOLVED: To provide a verification device and the like for outputting quantitative information on the consistency evaluation of a plurality of execution paths executed in parallel.SOLUTION: Vehicle operation data memory means 21 stores the operation data of a vehicle 3. Control program data memory means 22 stores control program data of an on-vehicle electronic control system 4. Actual operation pattern extracting means 23 inputs the operation data of the vehicle 3, and refers to the control program data to extract actual operation patterns of execution paths related to two or more attention variables. Evaluation possible pattern extracting means 24 inputs the control program data, excludes evaluation impossible patterns of the execution paths by verifying the satisfaction of assertions embedded in the control program data by using a tool for model inspection, and extracts evaluation possible patterns. Evaluation cover rate calculating means 25 calculates an evaluation cover rate about the consistency evaluation of the two or more attention variables, on the basis of the total number of the evaluation possible patterns and the total number of the actual operation patterns.

    Abstract translation: 要解决的问题:提供一种用于输出关于并行执行的多个执行路径的一致性评估的定量信息的验证装置等。解决方案:车辆操作数据存储装置21存储车辆的操作数据3.控制程序 数据存储装置22存储车载电子控制系统4的控制程序数据。实际操作模式提取装置23输入车辆3的操作数据,并且参考控制程序数据以提取执行路径的实际操作模式 两个或更多的关注变量。 评估可能模式提取装置24输入控制程序数据,通过使用用于模型检查的工具验证嵌入在控制程序数据中的断言的满足度来排除执行路径的评估不可能模式,并且提取评估可能模式。 评估覆盖率计算装置25基于评估可能模式的总数和实际操作模式的总数,计算关于两个或更多个关注变量的一致性评估的评估覆盖率。

    EQUIPMENT AND METHOD FOR TESTING VEHICLE SYSTEM

    公开(公告)号:JP2003121310A

    公开(公告)日:2003-04-23

    申请号:JP2001320624

    申请日:2001-10-18

    Abstract: PROBLEM TO BE SOLVED: To test a vehicle system in real time through a simple arrangement. SOLUTION: A start signal representative of simulation start is transmitted from a GUI node to each node in response to a simulation start command (100, 102). Each node is initialized upon receiving the start signal and when initialization of all nodes is ended, a sync signal is transmitted to each node in order to synchronize a vehicle system test equipment (104, 106). Operation period t of each node, which is the greatest common measure of periods of one loop operation, is then detected based on the state from each node (110) and a communication period T, which is the greatest common measure of the operation period of respective nodes, is determined (112). Subsequently, a sync period V for operating the vehicle system test equipment while synchronizing is set (114) and real time processing is executed by a sync signal having a set sync period (116-124).

    Information processor
    4.
    发明专利
    Information processor 有权
    信息处理器

    公开(公告)号:JP2012226447A

    公开(公告)日:2012-11-15

    申请号:JP2011091477

    申请日:2011-04-15

    Abstract: PROBLEM TO BE SOLVED: To reduce influence of processing delay due to stop processing of application caused by execution of a task.SOLUTION: In an information processor on which a real time operation system (RTOS) for controlling a plurality of tasks is mounted, stop processing of application caused by occurrence of a predetermined error phenomenon in any of the plurality of the tasks is divided into stop processing on an operation system side performed by the real time operation system and stop processing on the task side performed by the stop processing task for waking up the operating system.

    Abstract translation: 要解决的问题:减少由于执行任务导致的应用程序停止处理造成的处理延迟的影响。 解决方案:在其上安装用于控制多个任务的实时操作系统(RTOS)的信息处理器中,分割在多个任务中的任一个中发生预定错误现象引起的应用程序的停止处理被划分 由实时操作系统执行的操作系统侧的停止处理和由用于唤醒操作系统的停止处理任务执行的任务侧的停止处理。 版权所有(C)2013,JPO&INPIT

    Gateway device
    5.
    发明专利
    Gateway device 审中-公开
    网关设备

    公开(公告)号:JP2007267230A

    公开(公告)日:2007-10-11

    申请号:JP2006091732

    申请日:2006-03-29

    Abstract: PROBLEM TO BE SOLVED: To provide a gateway device capable of speedily stopping the operation of a hardware processing means by speedily detecting abnormality in a software processing means, and preventing a load of the software processing means from being increased. SOLUTION: The gateway device includes a hardware processing means which receives data frames from a plurality of communication lines, performs signal processing thereon using hardware and sending them to the plurality of communication lines and a software processing means to which a data frames is supplied from the hardware processing means, processes the data frame using software and supplies it to the hardware processing means, wherein the hardware processing means includes a time measuring means which stops the operation of the hardware processing means when a time is counted for a fixed period from the exchange of data frames between the hardware processing means and the software processing means. COPYRIGHT: (C)2008,JPO&INPIT

    Abstract translation: 解决的问题:提供能够通过快速检测软件处理装置中的异常并且防止软件处理装置的负载增加来快速停止硬件处理装置的操作的网关装置。 网关设备包括硬件处理装置,其从多条通信线路接收数据帧,并使用硬件对其进行信号处理并将其发送到多条通信线路;以及软件处理装置,数据帧为 从硬件处理装置提供的数据帧使用软件处理数据帧并将其提供给硬件处理装置,其中硬件处理装置包括时间测量装置,当时间计数固定时间时,停止硬件处理装置的操作 从硬件处理装置和软件处理装置之间的数据帧的交换。 版权所有(C)2008,JPO&INPIT

Patent Agency Ranking