-
公开(公告)号:US20230289582A1
公开(公告)日:2023-09-14
申请号:US18084234
申请日:2022-12-19
Inventor: Young Hwan BAE , Jae-Jin LEE , Tae Wook KANG , Sung Eun KIM , Kyung Jin BYUN , Kwang IL OH , In San JEON
Abstract: A neuron circuit including a first internal circuit that receives a plurality of spike input signals, generates a first sum value by summing a plurality of synaptic weights corresponding to the plurality of spike input signals, and outputs a second sum value by adding a membrane potential value to the first sum value, a spike generating circuit that generates a spike output signal, a membrane potential generating circuit that generates the membrane potential value, a second internal circuit that counts a last spike time based on the spike output signal, and an online learning circuit that receives a last input time from the first internal circuit and performs LTP learning based on the last input time or receives the last spike time from the second internal circuit and performs LTD learning based on the last spike time.
-
公开(公告)号:US20180145671A1
公开(公告)日:2018-05-24
申请号:US15725905
申请日:2017-10-05
Inventor: Woojoo LEE , Jae-Jin LEE , Sukho LEE , Kyuseung HAN , Sang Pil KIM , Young Hwan BAE
IPC: H03K5/134
CPC classification number: H03K5/134 , H03K2005/00143
Abstract: Provided is a semiconductor device including a target circuit, a monitoring circuit, and a voltage controller. The target circuit includes a transistor. The monitoring circuit is configured to measure a temperature of the target circuit or measure a delay time between an input and an output of the target circuit. The voltage controller is configured to adjust a driving voltage for driving the target circuit or a back-bias voltage for adjusting a threshold voltage of the transistor by referring to at least one of the temperature and the delay time. As the temperature increases, the delay time decreases.
-
公开(公告)号:US20230306247A1
公开(公告)日:2023-09-28
申请号:US18073830
申请日:2022-12-02
Inventor: In San JEON , Hyuk KIM , Jae-Jin LEE , Tae Wook KANG , Sung Eun KIM , Young Hwan BAE , Kyung Jin BYUN , Kwang IL OH
Abstract: Disclosed is a neuron circuit, which includes a first bias circuit that adds a bias current to an input current to generate a biased input current, a logarithm-based neuron calculation circuit that performs a logarithm calculation on an amount of current of the biased input current to generate an input logarithm value and generates a biased output voltage by performing a logarithm-based Hodgkin-Huxley model calculation based on the input logarithm value, and a second bias circuit that adds a bias voltage to the biased output voltage to generate an output voltage.
-
公开(公告)号:US20230140256A1
公开(公告)日:2023-05-04
申请号:US17965393
申请日:2022-10-13
Inventor: Sung Eun KIM , Tae Wook KANG , Hyuk KIM , Young Hwan BAE , Kyung Jin BYUN , Kwang IL OH , Jae-Jin LEE , In San JEON
Abstract: Disclosed is an electronic device that supports a neural network including a neuron array including neurons, a row address encoder that receives spike signals from neurons and outputs request signals in response to the received spike signals, and a row arbiter tree that receives request signals from the row address encoder and outputs response signals in response to the received request signals. The row arbiter tree includes a first arbiter that arbitrates first and second request signals among request signals, a first latch circuit that stores a state of the first arbiter, a second arbiter that arbitrates third and fourth request signals among request signals, a second latch circuit that stores a state of the second arbiter, and a third arbiter that delivers a response signal to the first and second arbiters based on information stored in the first and second latch circuits.
-
5.
公开(公告)号:US20200160146A1
公开(公告)日:2020-05-21
申请号:US16688746
申请日:2019-11-19
Inventor: Kwang IL OH , Sung Eun KIM , Seong Mo PARK , Young Hwan BAE , Jae-Jin LEE , In Gi LIM
Abstract: Provided is a spike neural network circuit including a synapse configured to generate an operation signal based on an input spike signal and a weight, and a neuron configured to generate an output spike signal using a comparator configured to compare a voltage of a membrane signal generated based on the operation signal with a voltage of a threshold signal, wherein the comparator includes a bias circuit configured to conditionally supply a bias current of the comparator depending on the membrane signal.
-
6.
公开(公告)号:US20170289064A1
公开(公告)日:2017-10-05
申请号:US15462638
申请日:2017-03-17
Inventor: Young Hwan BAE
IPC: H04L12/933 , H04L12/44
CPC classification number: H04L49/109 , H04L12/44 , H04L49/101
Abstract: Provided is an on-chip network device which basically operates in a packet switching network mode, establishes an exclusive communication path according to a request for a specific path, performs networking in a circuit switching network mode, and switches a network mode back to the packet switching network mode, when communication in the circuit switching network mode is terminated.
-
公开(公告)号:US20250070808A1
公开(公告)日:2025-02-27
申请号:US18663409
申请日:2024-05-14
Inventor: Sung Eun KIM , Tae Wook KANG , Hyuk KIM , Young Hwan BAE , Kyung Jin BYUN , Kwang IL OH , Jae-Jin LEE , In San JEON
Abstract: Disclosed is a wake-up circuit including a preprocessing unit that generates a first signal by removing noise from an input signal, a comparison unit that generates a second signal based on the first signal and weight data, an output circuit that generates a power signal based on the second signal and an initialization signal, and a micro control unit (MCU) that generates the initialization signal based on a state signal received from the output circuit. The comparison unit includes a spike neuron network structure that generates the second signal by applying the weight data to the first signal. The output circuit supplies power to an external sensor node in response to the power signal.
-
公开(公告)号:US20230068675A1
公开(公告)日:2023-03-02
申请号:US17895532
申请日:2022-08-25
Inventor: Sung Eun KIM , Tae Wook KANG , Hyuk KIM , Young Hwan BAE , Kyung Jin BYUN , Kwang IL OH , Jae-Jin LEE , In San JEON
Abstract: Disclosed is an encoder including event layer outputs first and second event signals, weight layer applies first and second weights to the first and second event signals respectively, and provides the first event signal in which the first weight is applied and the second event signal in which the second weight is applied to first node, and first spike generation circuit generates first input spike signal of which firing period is changed based on voltage level of the first node. The voltage level of the first node is reduced continuously, increases for first voltage corresponding to the first weight in response to the first event signal activated, and increases for second voltage corresponding to the second weight in response to the second event signal activated.
-
9.
公开(公告)号:US20190392291A1
公开(公告)日:2019-12-26
申请号:US16445925
申请日:2019-06-19
Inventor: Seong Mo PARK , Jae-Jin LEE , Sung Eun KIM , Kyung Hwan PARK , Mi Jeong PARK , Young Hwan BAE , Kwang IL OH , Byounggun CHOI
IPC: G06N3/04
Abstract: Provided is an electronic circuit for implementing a generative adversarial neural network. The electronic circuit includes a spike converter, a spike image generator, a spike image converter, and an image discriminator. The spike converter generates a first signal including spike signals. The number of the spike signals is determined based on first data associated with second data within a reference time interval. The spike image generator generates a second signal including spike signals being selected based on a weight among the spike signals of the first signal. The image converter converts the spike signals of the second signal to generate third data being represented in an analog domain. The image discriminator provides the spike image generator with result data being associated with a difference between a value of the third data and a value of the second data. The image generator determines the weight based on the result data.
-
10.
公开(公告)号:US20240112002A1
公开(公告)日:2024-04-04
申请号:US18344275
申请日:2023-06-29
Inventor: Sung Eun KIM , Tae Wook KANG , Hyuk KIM , Young Hwan BAE , Kyung Jin BYUN , Kwang IL OH , Jae-Jin LEE , In San JEON
Abstract: Disclosed is an interface system including a first neuron cluster that outputs a first neuron signal including a first neuron request and first neuron data by performing a first arithmetic operation, and a first interface circuit that stores the first neuron data and outputs a first response, in response to the first neuron request. The first neuron cluster outputs a second neuron signal including a second neuron request and second neuron data by performing a second arithmetic operation, in response to the first response. Before the first data is transmitted to a second neuron cluster different from the first neuron cluster, the first interface circuit outputs the first response in response to a fact that the first neuron data is stored.
-
-
-
-
-
-
-
-
-