利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

3 条记录 (耗时 0.018 秒)

    Ceramic electronic component and method for manufacturing the same
    1.
    发明授权
    Ceramic electronic component and method for manufacturing the same 有权
    陶瓷电子元件及其制造方法

    公开(公告)号：US08134825B2

    公开(公告)日：2012-03-13

    申请号：US12431076

    申请日：2009-04-28

    申请人： Hideki Otsuka ,  Kazuhiro Yoshida ,  Jun Sonoyama ,  Yoji Itagaki ,  Akihiko Nakata

    发明人： Hideki Otsuka ,  Kazuhiro Yoshida ,  Jun Sonoyama ,  Yoji Itagaki ,  Akihiko Nakata

    IPC分类号： H01G4/228

    CPC分类号： H01G2/065 ,  H01G4/232 ,  H01G4/2325 ,  H01G4/30 ,  H05K3/3426 ,  Y10T29/43

    摘要： A ceramic electronic component has a ceramic element assembly, external electrodes, and metal terminals. The external electrodes are arranged on the surface of the ceramic element assembly. The external electrodes contain a sintered metal. The metal terminals are electrically connected to the external electrodes, respectively. The external electrode and the metal terminal are directly diffusion-bonded by diffusion of metal in the metal terminals into the external electrodes. The above arrangement provides a ceramic electronic component having highly reliable metal particle bonding and a method for manufacturing the same.

    摘要翻译： 陶瓷电子部件具有陶瓷元件组件，外部电极和金属端子。 外部电极布置在陶瓷元件组件的表面上。 外部电极含有烧结金属。 金属端子分别与外部电极电连接。 外部电极和金属端子通过金属端子中的金属的扩散直接扩散接合到外部电极中。 上述布置提供了具有高度可靠的金属颗粒粘合的陶瓷电子部件及其制造方法。

    System for managing interprocessor common memory
    3.
    发明授权
    System for managing interprocessor common memory 失效
    用于管理处理器间通用存储器的系统

    公开(公告)号：US5233701A

    公开(公告)日：1993-08-03

    申请号：US330122

    申请日：1989-03-29

    申请人： Akihiko Nakata

    发明人： Akihiko Nakata

    IPC分类号： G06F15/167 ,  G06F9/46

    CPC分类号： G06F9/52 ,  Y10S707/99938

    摘要： A system for managing an interprocessor common memory in a multiprocessor system includes a memory block pool and a management table. The memory block pool is obtained by chaining N memory blocks of segmented memory blocks in the common memory by using two Queue Control Blocks ("QCBs") respectively assigned to the processors in opposite directions. The management table is constituted by a common memory block total count N required to manage the memory block pool, a memory block count b.sub.X(modN) (where X is 1 or 2) fetched by each of the processors, and a memory block count c.sub.X(modN) (where X is 1 or 2) which can be fetched at once. Each processor has a semaphore function for realizing means for asynchronously fetching e.sub.Y memory blocks from a start of a QCB.sub.Y when it is determined by using data of the management table that a condition that at least one memory block is always present in the memory block pool is satisfied, and means for asynchronously returning memory blocks to the start of the QCB.sub.Y.

    摘要翻译： 用于在多处理器系统中管理处理器间通用存储器的系统包括存储器块池和管理表。 通过使用分别分配给处理器的相反方向的两个队列控制块（“QCB”）来链接公共存储器中的分段存储器块的N个存储块来获得存储器块池。 管理表由管理存储器块池所需的公共存储器块总计数N，由每个处理器取出的存储器块计数bX（modN）（其中X为1或2），以及存储器块计数cX （modN）（其中X为1或2）可以立即获取。 每个处理器具有信号量功能，用于实现用于从QCBY的开始异步地获取eY存储器块的装置，当通过使用管理表的数据确定存储块池中至少存在一个存储块的条件是 满意的，以及异步返回内存块到QCBY的开始的手段。