公开(公告)号：US20220222112A1

公开(公告)日：2022-07-14

申请号：US17148314

申请日：2021-01-13

Applicant: QUALCOMM INCORPORATED

Inventor： Vijayakumar Ashok DIBBAD ,  Bharat Kumar RANGARAJAN ,  Prashanth Kumar KAKKIRENI ,  Srinivas TURAGA

IPC: G06F9/48 ,  G06F9/52 ,  G06F1/28

Abstract: Task scheduling in a computing device may be based in part on voltage regulator efficiency. For an additional task to be scheduled, multiple task scheduling cases may be determined that represent execution of the additional task on each of a number of processors concurrently with one or more other tasks executing among the processors. For each task scheduling case, a regulator input power level for a voltage regulator may be determined based on a performance level indication associated with the additional task, the one or more other tasks executing on the processors, and the efficiency level of each voltage regulator. For each task scheduling case, a total regulator input power level may be determined by summing the regulator input power levels for all voltage regulators. The additional task may be executed on a processor associated with a task scheduling case for which total regulator input power is lowest.

公开(公告)号：US20240425063A1

公开(公告)日：2024-12-26

申请号：US18338576

申请日：2023-06-21

Applicant: QUALCOMM INCORPORATED

Inventor： Vijayakumar Ashok DIBBAD ,  Jeffrey GEMAR ,  Shree Krishna PANDEY

IPC: B60W50/02 ,  B60W50/035 ,  B60W50/14

Abstract: Degradation of a power delivery network (PDN) in a computing device may be detected as part of a self-test during booting of the computing device or a device subsystem. The computing device may be an automotive vehicle control system. A clock signal provided to logic circuitry supplied by the PDN may be modulated, and the modulation frequency may be varied over a range. Voltage droop values in the logic circuitry may be measured in response to the modulation frequencies over the range. Impedance values may be determined by determining an odd harmonic of each of the voltage droop values. The impedance values may be compared with thresholds, and an alert or other indication may be issued if one or more of the impedance values exceeds a threshold.

公开(公告)号：US20240264651A1

公开(公告)日：2024-08-08

申请号：US18166381

申请日：2023-02-08

Applicant: QUALCOMM Incorporated

Inventor： Vijayakumar Ashok DIBBAD ,  Nikhil Ashok BHELAVE ,  Jeffrey GEMAR ,  Matthew SEVERSON

IPC: G06F1/30

CPC classification number: G06F1/305

Abstract: Various embodiments include methods performed by a processor for managing voltage droop margins of a power distribution network (PDN). Various embodiments may include receiving, by a processor from a first client powered by a shared power rail within the PDN, a first requested performance corner, receiving, by the processor from a second client powered by the shared power rail, a second requested performance corner, determining by the processor a first peak current value based on the first requested performance corner, determining by the processor a second peak current value based on the second requested performance corner, determining by the processor a system voltage droop margin based on the first peak current value, the second peak current value, and an impedance value of the PDN, and adjusting a voltage of the shared power rail based on the system voltage droop margin.

公开(公告)号：US20240224467A1

公开(公告)日：2024-07-04

申请号：US18147412

申请日：2022-12-28

Applicant: QUALCOMM Incorporated

Inventor： Vijayakumar Ashok DIBBAD ,  Jeffrey GEMAR

IPC: H05K7/20 ,  G06F1/20

CPC classification number: H05K7/20281 ,  G06F1/206

Abstract: Methods for thermal cooling implemented by a processor of a thermal cooling system may include receiving a power profile input associated with a power consuming unit cooled by a coolant within the thermal cooling system, estimating a peak Tj of the power consuming unit during an upcoming interval based on the power profile input, a coolant temperature regulation point, and a coolant flow rate, and changing at least one of the coolant temperature regulation point or the coolant flow rate in response to the estimated peak Tj varying from a predesignated Tj limit by a predetermined threshold.

公开(公告)号：US20230266782A1

公开(公告)日：2023-08-24

申请号：US17679811

申请日：2022-02-24

Applicant: QUALCOMM Incorporated

Inventor： Vijayakumar Ashok DIBBAD ,  Fredrick BONTEMPS ,  Matthew SEVERSON ,  Timothy ZOLEY

IPC: G05F1/56 ,  G01R19/165

CPC classification number: G05F1/56 ,  G01R19/16571

Abstract: An aspect of the disclosure relates to an apparatus including: an integrated circuit (IC) including one or more cores, and a current limit detection circuit; a voltage regulator; an inductor coupled between the voltage regulator and the one or more cores of the IC; and a current sensing circuit including inputs coupled across the inductor and an output coupled to the current limit detection circuit of the IC.