公开(公告)号：US20170300080A1

公开(公告)日：2017-10-19

申请号：US15133068

申请日：2016-04-19

Applicant: QUALCOMM Incorporated

Inventor： Palkesh JAIN ,  Virendra BANSAL ,  Manoj MEHROTRA ,  Keith Alan BOWMAN

IPC: G06F1/04 ,  G06F1/26 ,  H03K3/03 ,  H03L7/06

CPC classification number: G06F1/04 ,  G06F1/08 ,  G06F1/26 ,  G06F1/305 ,  H03K3/0315 ,  H03L7/06

Abstract: The present disclosure is directed to mitigating voltage droops. An aspect includes outputting, by a clock module coupled to a multiplexor, a first clock signal to the multiplexor, the first clock signal generated by a clock delay component of the clock module, receiving, by the clock module, a second clock signal from a phase-locked loop (PLL), wherein the PLL outputs a third clock signal to a processor coupled to the PLL and the multiplexor, selecting, by the multiplexor, the first clock signal to output to the processor based on detecting a droop in voltage on a power supply, and selecting, by the multiplexor, the third clock signal to output to the processor based on detecting that the droop in the voltage on the power supply has passed, wherein the clock module and the processor are coupled to the power supply.