SYSTEM FOR CHECKING THE INTEGRITY OF A COMMUNICATION BETWEEN TWO CIRCUITS
    2.
    发明申请
    SYSTEM FOR CHECKING THE INTEGRITY OF A COMMUNICATION BETWEEN TWO CIRCUITS 审中-公开
    用于检查两个电路之间的通信的完整性的系统

    公开(公告)号:US20160378580A1

    公开(公告)日:2016-12-29

    申请号:US14949378

    申请日:2015-11-23

    Abstract: A method of verifying integrity of communications between a master circuit and a slave circuit includes updating a first cyclic multibit signature based on each transaction sent by the master circuit to the slave circuit. A second cyclic multibit signature is updated based on each transaction received by the slave circuit. One or more bits based on the second cyclic multibit signature are compared with corresponding bits based on the first cyclic multibit signature, with a number of the one or more bits being less than a total number of bits of the second cyclic signature. Error conditions are detected and responded based on the comparing.

    Abstract translation: 验证主电路和从电路之间的通信的完整性的方法包括基于由主电路发送到从电路的每个事务来更新第一循环多位签名。 基于由从电路接收的每个事务来更新第二循环多位签名。 基于第二循环多位签名的一个或多个比特与基于第一循环多比特签名的对应比特进行比较,其中一个或多个比特的数目小于第二循环签名的总比特数。 基于比较来检测和响应错误条件。

Patent Agency Ranking