利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

170 条记录 (耗时 0.031 秒)

    System and method for inspecting layout of a printed circuit board
    2.
    发明授权
    System and method for inspecting layout of a printed circuit board 失效
    用于检查印刷电路板布局的系统和方法

    公开(公告)号：US08239815B2

    公开(公告)日：2012-08-07

    申请号：US12701677

    申请日：2010-02-08

    申请人： Hsien-Chuan Liang ,  Shen-Chun Li ,  Chun-Jen Chen ,  Shou-Kuo Hsu ,  Duen-Yi Ho ,  Yung-Chieh Chen

    发明人： Hsien-Chuan Liang ,  Shen-Chun Li ,  Chun-Jen Chen ,  Shou-Kuo Hsu ,  Duen-Yi Ho ,  Yung-Chieh Chen

    IPC分类号： G06F17/50

    CPC分类号： G06F17/5081

    摘要： A system and method for inspecting layout of a printed circuit board (PCB) provides a graphical user interface (GUI). The GUI displays a layout of the PCB. High side pins of a pulse width modulation (PWM) controller and a component connected to a high side pin are found. If the component is a metallic oxide semiconductor field effect transistor (MOSFET), the system calculate absolute a linear distance and a trace distance between a source pin of the MOSFET and a capacitor pin of a coupling capacitor connected to the source pin. If the linear distance, the trace distance and a capacitance of the coupling capacitor accord with a layout standard, the layout of the PCB is determined to be up to standard.

    摘要翻译： 用于检查印刷电路板（PCB）的布局的系统和方法提供图形用户界面（GUI）。 GUI显示PCB的布局。 发现脉冲宽度调制（PWM）控制器的高端引脚和连接到高端引脚的元件。 如果组件是金属氧化物半导体场效应晶体管（MOSFET），则系统计算绝缘线性距离和MOSFET的源极引脚与连接到源极引脚的耦合电容的电容引脚之间的走线距离。 如果线性距离，迹线距离和耦合电容的电容符合布局标准，则PCB的布局被确定为达到标准。

    Controlling circuit for automatically adjusting clock frequency of a central processing unit
    3.
    发明授权
    Controlling circuit for automatically adjusting clock frequency of a central processing unit 失效
    控制电路，用于自动调整中央处理单元的时钟频率

    公开(公告)号：US07552353B2

    公开(公告)日：2009-06-23

    申请号：US11309533

    申请日：2006-08-18

    申请人： Duen-Yi Ho ,  Shou-Kuo Hsu ,  Chun-Jen Chen

    发明人： Duen-Yi Ho ,  Shou-Kuo Hsu ,  Chun-Jen Chen

    IPC分类号： G06F1/04

    CPC分类号： G06F1/08

    摘要： A controlling circuit for automatically adjusting clock frequency of a CPU is provided. The controlling circuit includes: a current sensing circuit for converting a current signal of the CPU to a voltage signal; a voltage amplifying circuit for amplifying the voltage signal; a multi-stage switching circuit for converting the amplified voltage signal to switched signals; and a priority decoding circuit decoding the switched signals, the decoded switched signals being input to a clock generator of the CPU, and thereby adjusting the clock frequency of the CPU to fit different load on the CPU.

    摘要翻译： 提供了一种用于自动调整CPU时钟频率的控制电路。 控制电路包括：电流检测电路，用于将CPU的当前信号转换成电压信号; 用于放大电压信号的电压放大电路; 用于将放大的电压信号转换成开关信号的多级切换电路; 以及对切换信号进行解码的优先解码电路，解码的开关信号被输入到CPU的时钟发生器，从而调整CPU的时钟频率以适应CPU上的不同负载。

    Motherboard with voltage regulator supporting DDR2 memory modules and DDR3 memory modules
    5.
    发明授权
    Motherboard with voltage regulator supporting DDR2 memory modules and DDR3 memory modules 有权
    带稳压器的主板，支持DDR2内存模块和DDR3内存模块

    公开(公告)号：US07796457B2

    公开(公告)日：2010-09-14

    申请号：US11766105

    申请日：2007-06-21

    申请人： Shou-Kuo Hsu ,  Duen-Yi Ho ,  Cheng-Shien Li

    发明人： Shou-Kuo Hsu ,  Duen-Yi Ho ,  Cheng-Shien Li

    IPC分类号： G11C5/14

    CPC分类号： G06F1/26

    摘要： An exemplary motherboard includes a first slot arranged for mounting a first type of memory, a second slot arranged for mounting a second type of memory, a voltage regulator electronically connected to the first slot and the second slot, and a serial presence detect (SPD) unit connected to the voltage regulator. The first memory and the second memory alternatively mounted on the motherboard, the SPD detects which type of memory is mounted on the motherboard, and the voltage regulator outputs voltages suitable for the type of the memory mounted on the motherboard according to a detection result of the SPD.

    摘要翻译： 示例性主板包括布置用于安装第一类型存储器的第一槽，布置用于安装第二类型存储器的第二槽，电连接到第一槽和第二槽的电压调节器，以及串联存在检测（SPD） 单元连接到电压调节器。 第一存储器和第二存储器交替地安装在母板上，SPD检测在主板上安装哪种类型的存储器，并且电压调节器根据检测结果输出适合安装在母板上的存储器类型的电压 SPD。

    Printed circuit board
    6.
    发明授权
    Printed circuit board 有权
    印刷电路板

    公开(公告)号：US08456855B2

    公开(公告)日：2013-06-04

    申请号：US13212179

    申请日：2011-08-18

    申请人： Yung-Chieh Chen ,  Duen-Yi Ho ,  Shou-Kuo Hsu

    发明人： Yung-Chieh Chen ,  Duen-Yi Ho ,  Shou-Kuo Hsu

    IPC分类号： H05K7/00 ,  H05K1/18 ,  H05K1/11

    CPC分类号： H05K1/0295 ,  H05K1/0231 ,  H05K1/0243 ,  H05K1/111 ,  H05K2201/10189

    摘要： A printed circuit board includes a first to a fifth connector pads, a first to an eighth coupling capacitor pads, a first to a tenth transmission lines, a first via and a second via, a first to a fourth sharing pads, and a voltage converting circuit. The printed circuit board is operable to selectively support different types of connectors.

    摘要翻译： 印刷电路板包括第一至第五连接器焊盘，第一至第八耦合电容器焊盘，第一至第十传输线，第一通孔和第二通孔，第一至第四共享焊盘和电压转换 电路。 印刷电路板可操作以选择性地支持不同类型的连接器。

    Motherboard with voltage regulator for supporting DDR2 memory modules and DDR3 memory modules
    7.
    发明授权
    Motherboard with voltage regulator for supporting DDR2 memory modules and DDR3 memory modules 有权
    具有稳压器的主板，用于支持DDR2内存模块和DDR3内存模块

    公开(公告)号：US07817487B2

    公开(公告)日：2010-10-19

    申请号：US11952140

    申请日：2007-12-07

    申请人： Shou-Kuo Hsu ,  Duen-Yi Ho ,  Cheng-Shien Li

    发明人： Shou-Kuo Hsu ,  Duen-Yi Ho ,  Cheng-Shien Li

    IPC分类号： G11C5/14

    CPC分类号： G06F1/26 ,  G11C5/04 ,  G11C5/147 ,  H05K1/0262 ,  H05K1/14 ,  H05K2201/044 ,  H05K2201/09954 ,  H05K2201/10159

    摘要： An exemplary motherboard includes a driving module, a first slot module arranged for mounting a first type of memory and connected to the driving module via a first channel, a second slot module arranged for mounting a second type of memory and connected to the driving module via a second channel, and a voltage regulator electronically connected to the first slot module and the second slot module. The first memory and the second memory are alternatively mounted on the motherboard, the voltage regulator detects which type memory is currently mounted on the motherboard and outputs voltages suitable for the type of the memory mounted on the motherboard accordingly.

    摘要翻译： 示例性主板包括驱动模块，布置成用于安装第一类型存储器并经由第一通道连接到驱动模块的第一插槽模块，布置成用于安装第二类型存储器并连接到驱动模块的第二插槽模块，其经由 第二通道和电连接到第一插槽模块和第二插槽模块的电压调节器。 第一存储器和第二存储器替代地安装在母板上，电压调节器检测当前安装在母板上的哪种类型的存储器，并相应地输出适合安装在母板上的存储器类型的电压。

    Motherboard for supporting different types of memories
    8.
    发明授权
    Motherboard for supporting different types of memories 失效
    主板支持不同类型的记忆

    公开(公告)号：US07752348B2

    公开(公告)日：2010-07-06

    申请号：US11952139

    申请日：2007-12-07

    申请人： Chun-Sheng Chen ,  Shou-Kuo Hsu ,  Cheng-Shien Li ,  Duen-Yi Ho ,  Yu-Chang Pai

    发明人： Chun-Sheng Chen ,  Shou-Kuo Hsu ,  Cheng-Shien Li ,  Duen-Yi Ho ,  Yu-Chang Pai

    IPC分类号： G06F3/00 ,  H05K7/10

    CPC分类号： H05K1/0295 ,  H05K1/0262 ,  H05K1/14 ,  H05K2201/044 ,  H05K2201/09954 ,  H05K2201/10159

    摘要： A motherboard includes a first slot arranged for mounting a first type of memory, a second slot arranged for mounting a second type of memory, and a voltage regulating circuit electronically connected to the first slot and the second slot. The first memory and the second memory are alternatively mounted on the motherboard, the voltage regulating circuit detects which type memory is currently mounted on the motherboard and outputs voltages suitable for the type of the memory mounted on the motherboard accordingly.

    摘要翻译： 主板包括布置成用于安装第一类型存储器的第一插槽，布置用于安装第二类型存储器的第二插槽以及电连接到第一插槽和第二插槽的电压调节电路。 第一存储器和第二存储器替代地安装在母板上，电压调节电路检测当前安装在母板上的哪种类型的存储器，并相应地输出适合安装在母板上的存储器类型的电压。

    System and method for calculating a voltage spike value
    9.
    发明授权
    System and method for calculating a voltage spike value 失效
    用于计算电压尖峰值的系统和方法

    公开(公告)号：US07596460B2

    公开(公告)日：2009-09-29

    申请号：US11627378

    申请日：2007-01-26

    申请人： Duen-Yi Ho ,  Shou-Kuo Hsu

    发明人： Duen-Yi Ho ,  Shou-Kuo Hsu

    IPC分类号： G01R13/00

    CPC分类号： G06F17/5036

    摘要： A method for calculating a voltage spike value includes: predefining calculating requirements; inputting parameter values; analyzing whether inputted parameter values match with the calculating requirements; establishing a computing formula for calculating the voltage spike value if the inputted parameter values match with the calculating requirements; and calculating the voltage spike value by utilizing the inputted parameter values and the computing formula. A related system is also disclosed.

    摘要翻译： 计算电压尖峰值的方法包括：预定义计算要求; 输入参数值; 分析输入的参数值是否符合计算要求; 如果输入的参数值与计算要求匹配，建立计算公式计算电压尖峰值; 以及通过利用输入的参数值和计算公式计算电压尖峰值。 还公开了相关系统。

    System and method for designing a voltage regulator module
    10.
    发明授权
    System and method for designing a voltage regulator module 有权
    用于设计电压调节器模块的系统和方法

    公开(公告)号：US07945889B2

    公开(公告)日：2011-05-17

    申请号：US12172258

    申请日：2008-07-13

    申请人： Shou-Kuo Hsu ,  Ying-Tso Lai ,  Duen-Yi Ho

    发明人： Shou-Kuo Hsu ,  Ying-Tso Lai ,  Duen-Yi Ho

    IPC分类号： G06F17/50 ,  G06F9/455 ,  G06F11/22

    CPC分类号： G06F17/5036

    摘要： A computer-implemented method for designing a voltage regulator module (VRM) is disclosed. The method includes receiving design parameters and a component data for each component and storing the design parameters and the component data for each component into a component selection table, calculating a work efficiency of the VRM, and storing the work efficiency into a power computation table. The method further includes simulating a derating of each component according to a corresponding rated stress of each component if the work efficiency is greater than or equal to a predetermined work efficiency, calculating a stress ratio of each component, and storing the stress ratio into a component derating table. The component selection table, the power computation table and the component derating table are stored to form a desired VRM model if the stress ratio of each component meets a corresponding derating specification.

    摘要翻译： 公开了一种用于设计电压调节器模块（VRM）的计算机实现的方法。 该方法包括接收每个组件的设计参数和组件数据，并将每个组件的设计参数和组件数据存储到组件选择表中，计算VRM的工作效率，并将工作效率存储在功率计算表中。 该方法还包括如果工作效率大于或等于预定工作效率，则计算每个部件的应力比，并将应力比存储到部件中，根据每个部件的相应额定应力模拟每个部件的降额 降额表。 存储组件选择表，功率计算表和组件降额表，以形成所需的VRM模型，如果每个组件的应力比满足相应的降额规范。