Circuit and method to compensate for RMR variations and for shunt resistance across RMR in an open loop current bias architecture
    11.
    发明授权
    Circuit and method to compensate for RMR variations and for shunt resistance across RMR in an open loop current bias architecture 有权
    在开路电流偏置架构中补偿RMR变化和跨RMR分流电阻的电路和方法

    公开(公告)号:US06930531B2

    公开(公告)日:2005-08-16

    申请号:US10696827

    申请日:2003-10-30

    CPC分类号: G01R33/09

    摘要: The present invention discloses a circuit (10) adapted to compensate for RMR variations and shunt resistance across the RMR comprising a first current source (idc1) coupled to a first resistor (r1), a second current source (idc2) coupled to a second resistor (r2), wherein the first resistor (r1) and the second resistor (r2) are coupled, a resistive sensor (RMR) coupled on either side to a third resistor (r3) and to a fourth resistor (r4), and a transconductance feedback block (GM) coupled to the resistive sensor (RMR), the third resistor (r3), and to the fourth resistor (r4).

    摘要翻译: 本发明公开了一种电路(10),其适于补偿RMR上的RMR变化和分流电阻,包括耦合到第一电阻器(r 1)的第一电流源(idc 1),耦合到 第二电阻器(r 2),其中所述第一电阻器(r 1)和所述第二电阻器(r 2)耦合;电阻传感器(RMR),耦合在任一侧到第三电阻器(r 3)和第四电阻器 (r 4)和耦合到电阻传感器(RMR),第三电阻器(r 3)和第四电阻器(r 4)的跨导反馈块(GM)。

    Method to write servo on multi-channels with voltage mode data and single channel with current mode data
    12.
    发明授权
    Method to write servo on multi-channels with voltage mode data and single channel with current mode data 有权
    在电压模式数据和单通道与当前模式数据的多通道上写入伺服的方法

    公开(公告)号:US06735030B2

    公开(公告)日:2004-05-11

    申请号:US10071285

    申请日:2001-10-29

    IPC分类号: G11B509

    摘要: A write drive circuit (40) for a hard disk drive selectively providing a current mode operation for high speed data write of a single channel, and selectively providing a voltage mode operation during a servo write operation. A central buffer has a first circuit (50) providing a current mode drive signal to a head during a single channel write operation, and a second circuit (52) providing a voltage mode drive signal for multi-channel servo write operation. The outputs of both circuits (50, 52) is provided over a common differential connection (T1) feeding a pre-driver circuit (70) adapted to drive one or many heads, as determined by head select control lines (72). The circuit provides >1.6 Gb/s data write speed in single channel write operation, and has an architecture utilizing only two signal lines for four channels.

    摘要翻译: 一种用于硬盘驱动器的写入驱动电路(40),其选择性地提供用于单个通道的高速数据写入的电流模式操作,并且在伺服写入操作期间选择性地提供电压模式操作。 中央缓冲器具有在单通道写入操作期间向头提供电流模式驱动信号的第一电路(50)和为多通道伺服写操作提供电压模式驱动信号的第二电路(52)。 两个电路(50,52)的输出提供在公共差分连接(T1)上,该公共差分连接(T1)馈送适于驱动一个或多个磁头的预驱动电路(70),如由磁头选择控制线(72)确定的。 该电路在单通道写操作中提供> 1.6 Gb / s的数据写入速度,并具有仅使用两条信号线用于四个通道的架构。