-
公开(公告)号:US08311929B2
公开(公告)日:2012-11-13
申请号:US11888840
申请日:2007-08-02
申请人: Ahmadreza (Reza) Rofougaran , Maryam Rofougaran , Claude G. Hayek , Frederic Christian Marc Hayem , Vafa James Rakshani , Hooman Darabi
发明人: Ahmadreza (Reza) Rofougaran , Maryam Rofougaran , Claude G. Hayek , Frederic Christian Marc Hayem , Vafa James Rakshani , Hooman Darabi
IPC分类号: G06Q40/00
CPC分类号: H04B17/309
摘要: An integrated circuit (IC) includes at least one baseband section, at least one radio frequency (RF) section, and an interface module. The interface module is operable to couple the at least one baseband section to the at least one RF section, wherein the interface module includes an analog interface module and a digital interface module.
摘要翻译: 集成电路(IC)包括至少一个基带部分,至少一个射频(RF)部分和接口模块。 所述接口模块可操作以将所述至少一个基带部分耦合到所述至少一个RF部分,其中所述接口模块包括模拟接口模块和数字接口模块。
-
公开(公告)号:US07929939B2
公开(公告)日:2011-04-19
申请号:US12056493
申请日:2008-03-27
申请人: Ahmadreza (Reza) Rofougaran , Maryam Rofougaran , Hooman Darabi , Vafa James Rakshani , Claude G. Hayek
发明人: Ahmadreza (Reza) Rofougaran , Maryam Rofougaran , Hooman Darabi , Vafa James Rakshani , Claude G. Hayek
IPC分类号: H04B1/28
CPC分类号: H04B1/406
摘要: An RFIC includes first and second RF sections, first and second PHY processing modules, first and second upper layer processing modules, and memory. When the RFIC is in a first receive mode, the first RF section, the first PHY processing module, and the first upper layers processing module convert a first inbound RF signal into a first inbound audio signal in accordance with a first wireless communication protocol. When the RFIC is in a second receive mode, the second RF section, the second PHY processing module, and the second upper layers processing module convert a second inbound RF signal into a second inbound audio signal in accordance with a second wireless communication protocol. The memory stores the first and second inbound audio signals. The first PHY processing module retrieves, based on the receive mode, the first or second inbound audio signal from the memory and converts the first or second inbound audio signal into a first or second inbound analog audio signal.
摘要翻译: RFIC包括第一和第二RF部分,第一和第二PHY处理模块,第一和第二上层处理模块以及存储器。 当RFIC处于第一接收模式时,第一RF部分,第一PHY处理模块和第一上层处理模块根据第一无线通信协议将第一入站RF信号转换成第一入站音频信号。 当RFIC处于第二接收模式时,第二RF部分,第二PHY处理模块和第二上层处理模块根据第二无线通信协议将第二入站RF信号转换成第二入站音频信号。 存储器存储第一和第二入站音频信号。 第一PHY处理模块基于接收模式检索来自存储器的第一或第二入站音频信号,并将第一或第二入站音频信号转换为第一或第二入站模拟音频信号。
-
公开(公告)号:US20080146186A1
公开(公告)日:2008-06-19
申请号:US11641915
申请日:2006-12-19
申请人: Ahmadreza (Reza) Rofougaran , Maryam Rofougaran , Vafa James Rakshani , Claude G. Hayek , Frederic Christian Marc Hayem , Hooman Darabi , Nelson R. Sollenberger , Weidong Li
发明人: Ahmadreza (Reza) Rofougaran , Maryam Rofougaran , Vafa James Rakshani , Claude G. Hayek , Frederic Christian Marc Hayem , Hooman Darabi , Nelson R. Sollenberger , Weidong Li
IPC分类号: H04B1/28
CPC分类号: H04B1/3833 , H04B1/406 , H04W4/18
摘要: An on-chip baseband-to-RF interface includes a receive/transmit section, a control section, and a clock section. The receive/transmit section, when in a receive mode, provides the stream of inbound symbols from the RF circuit to the baseband processing module and, when in a transmit mode, provides the stream of outbound symbols from the baseband processing module to the RF circuit. The control section provides a control communication path between the baseband processing module and the RF circuit. The clock section provides a clock communication path between the baseband processing module and the RF circuit.
摘要翻译: 片上基带到RF接口包括接收/发送部分,控制部分和时钟部分。 接收/发送部分处于接收模式时,将来自RF电路的入站符号流提供给基带处理模块,并且当处于发送模式时,将来自基带处理模块的出站符号流提供给RF电路 。 控制部分提供基带处理模块和RF电路之间的控制通信路径。 时钟部分提供基带处理模块和RF电路之间的时钟通信路径。
-
公开(公告)号:US09215023B2
公开(公告)日:2015-12-15
申请号:US13336325
申请日:2011-12-23
CPC分类号: H04J1/00 , H04J4/00 , H04L7/0008
摘要: A portable computing device includes a radio frequency (RF) wired link, a data wired link, a core module, a plurality of multi-mode RF units, and a plurality of data modules. The core module is operable to communicate control information with one or more of the plurality of multi-mode RF units in a first frequency band via the RF wired link. The core module is further operable to communicate data of a wireless communication with one or more of the plurality of multi-mode RF units in a second frequency band via the RF wired link. The core module is further operable to communicate clock information to the plurality of multi-mode RF units in a third frequency band via the RF wired link.
摘要翻译: 便携式计算设备包括射频(RF)有线链路,数据有线链路,核心模块,多个多模RF单元和多个数据模块。 核心模块可操作以经由RF有线链路在第一频带中与多个多模RF单元中的一个或多个通信控制信息。 核心模块还可操作以经由RF有线链路在第二频带中传送与多个多模RF单元中的一个或多个的无线通信的数据。 核心模块还可操作以经由RF有线链路将时钟信息传送到第三频带中的多个多模RF单元。
-
公开(公告)号:US08812391B2
公开(公告)日:2014-08-19
申请号:US13616489
申请日:2012-09-14
申请人: Ahmadreza (Reza) Rofougaran , Maryam Rofougaran , Claude G. Hayek , Frederic Christian Marc Hayem , Vafa James Rakshani , Hooman Darabi
发明人: Ahmadreza (Reza) Rofougaran , Maryam Rofougaran , Claude G. Hayek , Frederic Christian Marc Hayem , Vafa James Rakshani , Hooman Darabi
IPC分类号: G06Q40/00
CPC分类号: H04B17/309
摘要: An integrated circuit (IC) includes at least one baseband section, at least one radio frequency (RF) section, and an interface module. The interface module is configured to couple the at least one baseband section to the at least one RF section, wherein the interface module includes an analog interface module and a digital interface module.
摘要翻译: 集成电路(IC)包括至少一个基带部分,至少一个射频(RF)部分和接口模块。 所述接口模块被配置为将所述至少一个基带部分耦合到所述至少一个RF部分,其中所述接口模块包括模拟接口模块和数字接口模块。
-
16.
公开(公告)号:US20120092284A1
公开(公告)日:2012-04-19
申请号:US13336425
申请日:2011-12-23
IPC分类号: G06F3/041
CPC分类号: G06F3/017 , G06F3/041 , G06F2203/04108 , H04B1/00 , H04M1/725
摘要: A portable computing device includes a three-dimensional (3D) touch screen and a core module. The 3D touch screen includes a two-dimensional (2D) touch screen section and a plurality of radio frequency (RF) radar modules. The core module is operable to determine whether the 3D touch screen is in a 3D mode or a 2D mode. When the 3D touch screen is in the 3D mode, the core module is further operable to receive one or more radar signals via one or more of the plurality of RF radar modules and interpret the one or more radar signals to produce a 3D input signal.
摘要翻译: 便携式计算设备包括三维(3D)触摸屏和核心模块。 3D触摸屏包括二维(2D)触摸屏部分和多个射频(RF)雷达模块。 核心模块可操作以确定3D触摸屏是3D模式还是2D模式。 当3D触摸屏处于3D模式时,核心模块还可操作以经由多个RF雷达模块中的一个或多个接收一个或多个雷达信号,并且解释一个或多个雷达信号以产生3D输入信号。
-
17.
公开(公告)号:US08064967B2
公开(公告)日:2011-11-22
申请号:US12056448
申请日:2008-03-27
申请人: Ahmadreza (Reza) Rofougaran , Maryam Rofougaran , Hooman Darabi , Vafa James Rakshani , Claude G. Hayek
发明人: Ahmadreza (Reza) Rofougaran , Maryam Rofougaran , Hooman Darabi , Vafa James Rakshani , Claude G. Hayek
IPC分类号: H04B1/38
CPC分类号: G06F1/3203 , G06F1/3237 , G06F1/324 , G06F1/3287 , H04B1/38 , Y02D10/126 , Y02D10/128 , Y02D10/171
摘要: A radio frequency (RF) integrated circuit (IC) operable to support wireless communications is provided. In one embodiment, the RF IC includes an advanced high-performance (AHB) bus matrix, a microprocessor core coupled to the AHB bus matrix, a plurality of processing modules wherein each processing module is operable to support one or more functions of the RF IC, and a plurality of power islands. Each power island is associated with one or more functions of the RF IC. This arrangement allows power islands coupled to the processing modules associated with the one or more functions associated with the power island to supply power for the processing modules associated with the one or more functions associated with the power island. Power from the power island(s) to the processing module(s) may be reduced or secured when the one or more functions associated with the power island is not required.
摘要翻译: 提供可操作以支持无线通信的射频(RF)集成电路(IC)。 在一个实施例中,RF IC包括先进的高性能(AHB)总线矩阵,耦合到AHB总线矩阵的微处理器核心,多个处理模块,其中每个处理模块可操作以支持RF IC的一个或多个功能 ,以及多个功率岛。 每个功率岛与RF IC的一个或多个功能相关联。 这种布置允许耦合到与功率岛相关联的一个或多个功能相关联的处理模块的功率岛为与功率岛相关联的一个或多个功能相关联的处理模块提供功率。 当不需要与电力岛相关联的一个或多个功能时,可以减少或保护从功率岛到处理模块的电力。
-
公开(公告)号:US20090130993A1
公开(公告)日:2009-05-21
申请号:US11942263
申请日:2007-11-19
IPC分类号: H04B1/40
摘要: An RF front-end includes a receiver frequency band filter module, a low noise amplifier, a first power amplifier module, a second power amplifier module, and a transmit frequency band filter module. The receiver frequency band filter module filters a received RF signal and the low noise amplifier amplifies the signal in accordance with the first or the second RF front-end configuration signal. The first power amplifier module is enabled in accordance with the first RF front-end configuration signal to amplify the first outbound RF signal and the second power amplifier module is enabled in accordance with the second RF front-end configuration signal to amplify the second outbound RF signal. The transmitter frequency band filter module is enabled in accordance with the second RF front-end configuration signal to filter the second transmit RF signal.
摘要翻译: RF前端包括接收机频带滤波器模块,低噪声放大器,第一功率放大器模块,第二功率放大器模块和发射频带滤波器模块。 接收机频带滤波器模块对接收的RF信号进行滤波,低噪声放大器根据第一或第二RF前端配置信号来放大信号。 第一功率放大器模块根据第一RF前端配置信号被使能以放大第一出站RF信号,并且第二功率放大器模块根据第二RF前端配置信号被使能以放大第二出站RF 信号。 发射机频带滤波器模块根据第二RF前端配置信号被使能以对第二发射RF信号进行滤波。
-
公开(公告)号:US20090036088A1
公开(公告)日:2009-02-05
申请号:US12056493
申请日:2008-03-27
申请人: Ahmadreza (Reza) Rofougaran , Maryam Rofougaran , Hooman Darabi , Vafa James Rakshani , Claude G. Hayek
发明人: Ahmadreza (Reza) Rofougaran , Maryam Rofougaran , Hooman Darabi , Vafa James Rakshani , Claude G. Hayek
IPC分类号: H04B1/28
CPC分类号: H04B1/406
摘要: An RFIC includes first and second RF sections, first and second PHY processing modules, first and second upper layer processing modules, and memory. When the RFIC is in a first receive mode, the first RF section, the first PHY processing module, and the first upper layers processing module convert a first inbound RF signal into a first inbound audio signal in accordance with a first wireless communication protocol. When the RFIC is in a second receive mode, the second RF section, the second PHY processing module, and the second upper layers processing module convert a second inbound RF signal into a second inbound audio signal in accordance with a second wireless communication protocol. The memory stores the first and second inbound audio signals. The first PHY processing module retrieves, based on the receive mode, the first or second inbound audio signal from the memory and converts the first or second inbound audio signal into a first or second inbound analog audio signal.
摘要翻译: RFIC包括第一和第二RF部分,第一和第二PHY处理模块,第一和第二上层处理模块以及存储器。 当RFIC处于第一接收模式时,第一RF部分,第一PHY处理模块和第一上层处理模块根据第一无线通信协议将第一入站RF信号转换成第一入站音频信号。 当RFIC处于第二接收模式时,第二RF部分,第二PHY处理模块和第二上层处理模块根据第二无线通信协议将第二入站RF信号转换成第二入站音频信号。 存储器存储第一和第二入站音频信号。 第一PHY处理模块基于接收模式检索来自存储器的第一或第二入站音频信号,并将第一或第二入站音频信号转换为第一或第二入站模拟音频信号。
-
公开(公告)号:US08838028B2
公开(公告)日:2014-09-16
申请号:US13049566
申请日:2011-03-16
申请人: Ahmadreza (Reza) Rofougaran , Maryam Rofougaran , Hooman Darabi , Vafa James Rakshani , Claude G. Hayek
发明人: Ahmadreza (Reza) Rofougaran , Maryam Rofougaran , Hooman Darabi , Vafa James Rakshani , Claude G. Hayek
CPC分类号: H04B1/406
摘要: An RFIC includes an RF section, a memory interface, a display interface, an audio codec, a bus matrix, and a processing unit. The RF section converts a first inbound RF signal into a first inbound symbol stream and converts a second inbound RF signal into a second inbound symbol stream. The memory interface is operably coupled to retrieve a video file from memory and the display interface is operable to provide video data to a display. The audio codec converts an output digital signal into an output voice signal. The processing unit converts the first inbound symbol stream into streaming video data; converts the second inbound symbol stream into the output digital signal; and facilitates providing, via the bus matrix, at least one of: the video file to the display interface as the video data; the streaming video data to the display interface as the video data; and the digital output signal to the audio codec.
摘要翻译: RFIC包括RF部分,存储器接口,显示接口,音频编解码器,总线矩阵和处理单元。 RF部分将第一入站RF信号转换成第一入站符号流,并将第二入站RF信号转换成第二入站符号流。 存储器接口可操作地耦合以从存储器检索视频文件,并且显示接口可操作以向显示器提供视频数据。 音频编解码器将输出数字信号转换为输出语音信号。 处理单元将第一入站符号流转换为流视频数据; 将第二入站符号流转换成输出数字信号; 并且有助于经由总线矩阵将视频文件中的至少一个作为视频数据提供给显示接口; 将视频数据流传输到显示接口作为视频数据; 和数字输出信号到音频编解码器。
-
-
-
-
-
-
-
-
-