Model network of a nonlinear circuitry
    11.
    发明申请
    Model network of a nonlinear circuitry 有权
    非线性电路的模型网络

    公开(公告)号:US20080057882A1

    公开(公告)日:2008-03-06

    申请号:US11512635

    申请日:2006-08-30

    CPC classification number: H03F1/3258

    Abstract: A model network of a nonlinear circuitry includes one or more static nonlinear elements and a plurality of linear filters with transfer functions. A method for determining the model network includes performing an input amplitude-to-output amplitude measurement of the nonlinear circuitry and performing an input amplitude-to-output phase measurement of the nonlinear circuitry. The transfer functions are calculated on the basis of results of the input amplitude-to-output amplitude measurement and input amplitude-to-output phase measurement.

    Abstract translation: 非线性电路的模型网络包括一个或多个静态非线性元件和具有传递函数的多个线性滤波器。 用于确定模型网络的方法包括执行非线性电路的输入幅度 - 输出幅度测量并且执行非线性电路的输入幅度 - 输出相位测量。 基于输入幅度 - 输出幅度测量和输入幅度 - 输出相位测量的结果计算传递函数。

    Method for reducing a computational complexity in non-linear filter arrangements as well as corresponding filter arrangements
    12.
    发明申请
    Method for reducing a computational complexity in non-linear filter arrangements as well as corresponding filter arrangements 有权
    用于降低非线性滤波器布置中的计算复杂度的方法以及相应的滤波器布置

    公开(公告)号:US20050286668A1

    公开(公告)日:2005-12-29

    申请号:US11133119

    申请日:2005-05-19

    CPC classification number: H03H17/0223 H03H17/0261 H03H17/0275 H03H17/0685

    Abstract: A method for creating a form of a non-linear filter suitable for reducing a computational complexity is proposed. The filter is resolved into polyphase components in such a way that the polyphase components can be interchanged with a conversion of the sampling rate of a signal to be sent to the filter or of a signal to be emitted by the filter. Corresponding filters and filter arrangements are also proposed. In this way, a computational complexity for calculating the signal to be emitted by the filter can be significantly simplified. The invention can be used in echo compensation.

    Abstract translation: 提出了一种用于创建适合于降低计算复杂度的非线性滤波器形式的方法。 滤波器被解析为多相分量,使得多相分量可以与要发送到滤波器的信号的采样速率或由滤波器发射的信号的变换相互交换。 还提出了相应的滤波器和滤波器布置。 以这种方式,可以显着简化用于计算由滤波器发射的信号的计算复杂度。 本发明可用于回波补偿。

    METHOD FOR SEPARATING SIGNAL PATHS AND USE FOR IMPROVING SPEECH USING ELECTRIC LARYNX
    13.
    发明申请
    METHOD FOR SEPARATING SIGNAL PATHS AND USE FOR IMPROVING SPEECH USING ELECTRIC LARYNX 审中-公开
    分离信号波段的方法和改进使用电子音乐的语音的使用

    公开(公告)号:US20120004906A1

    公开(公告)日:2012-01-05

    申请号:US13147893

    申请日:2010-02-01

    CPC classification number: G10L21/0364 G10L25/03 G10L25/18

    Abstract: In order to improve the speech quality of an electric larynx (EL) speaker, the speech signal of which is digitized by suitable means, the following steps are carried out: a) dividing a single-channel speech signal into a series of frequency channels by transferring it from a time domain into a discrete frequence domain; b) filtering out the modulation frequency of the EL by way of a high-pass or notch filter, in each frequency channel; and c) back-transforming the filtered speech signal from the frequency domain into the time domain and combining it into a single-channel output signal.

    Abstract translation: 为了提高电话喉音(EL)扬声器的语音质量,其语音信号通过适当的方式数字化,执行以下步骤:a)将单声道语音信号划分为一系列频道,由 将其从时域转移到离散频域; b)在每个频道中通过高通或陷波滤波器滤除EL的调制频率; 以及c)将经滤波的语音信号从频域逆变换到时域并将其组合成单通道输出信号。

    Method for determining a model for an electrical network and use of the method
    14.
    发明授权
    Method for determining a model for an electrical network and use of the method 有权
    用于确定电网的模型的方法和该方法的使用

    公开(公告)号:US07657405B2

    公开(公告)日:2010-02-02

    申请号:US11413491

    申请日:2006-04-28

    CPC classification number: G06F17/5036

    Abstract: An electrical network having a nonlinear transfer response is approximated with a system with memory. The system with memory being approximated in the frequency domain and subsequently being expanded in the time domain. A transfer response of the system being approximated to a transfer response of the electrical network in a range of a system bandwidth corresponding to an input signal bandwidth. The resulting model has adjustable parameters and can readily be implemented in the form of a dynamically linear filter and a static nonlinearity (B2) connected thereto.

    Abstract translation: 具有非线性传递响应的电网被具有存储器的系统近似。 具有存储器的系统在频域中近似,随后在时域中被扩展。 系统的传输响应近似于在与输入信号带宽相对应的系统带宽的范围内的电网的传输响应。 所得到的模型具有可调整的参数,并且可以以动态线性滤波器和与其连接的静态非线性(B2)的形式容易地实现。

    Analog-to-digital converter operable with staggered timing
    15.
    发明授权
    Analog-to-digital converter operable with staggered timing 有权
    模数转换器可以交错定时运行

    公开(公告)号:US07501967B2

    公开(公告)日:2009-03-10

    申请号:US11244569

    申请日:2005-10-06

    CPC classification number: H03M1/1215

    Abstract: An arrangement for a time interleaved analog-to-digital converter that converts an signal to a digital signal and has a converter array with a plurality of analog-to-digital converters arranged in a fixed sequence in parallel with one another and can be operated with staggered timing with respect to one another is disclosed. The arrangement has a connection network which, for the purposes of actuation with staggered timing, generates in each case one control signal for an individual analog-to-digital converter in each case, with the connection network predefining the time sequence with which the control signals actuate the individual analog-to-digital converters in such a way that owing to this sequence of the control signals and thus the sequence of the actuated individual analog-to-digital converters there is at least a reduction in an interference spectrum in the spectrum of the input and/or output signal. A sorting method for operating this analog-to-digital converter is also disclosed.

    Abstract translation: 一种用于时间交织的模数转换器的装置,其将信号转换为数字信号,并且具有转换器阵列,所述转换器阵列具有以彼此并联的固定顺序排列的多个模数转换器并且可以与 披露了相互交错的时序。 该装置具有连接网络,为了以交错的定时进行动作,在每种情况下,在每种情况下都产生用于各个模拟 - 数字转换器的一个控制信号,其中连接网络预先定义控制信号 以这样的方式致动各个模拟 - 数字转换器,即由于控制信号的这一序列以及由此驱动的各个模 - 数转换器的序列至少降低了频谱中的干扰谱 输入和/或输出信号。 还公开了用于操作该模数转换器的排序方法。

    Analog-to-digital converter operable with staggered timing

    公开(公告)号:US20060097901A1

    公开(公告)日:2006-05-11

    申请号:US11244569

    申请日:2005-10-06

    CPC classification number: H03M1/1215

    Abstract: An arrangement for a time interleaved analog-to-digital converter that converts an signal to a digital signal and has a converter array with a plurality of analog-to-digital converters arranged in a fixed sequence in parallel with one another and can be operated with staggered timing with respect to one another is disclosed. The arrangement has a connection network which, for the purposes of actuation with staggered timing, generates in each case one control signal for an individual analog-to-digital converter in each case, with the connection network predefining the time sequence with which the control signals actuate the individual analog-to-digital converters in such a way that owing to this sequence of the control signals and thus the sequence of the actuated individual analog-to-digital converters there is at least a reduction in an interference spectrum in the spectrum of the input and/or output signal. A sorting method for operating this analog-to-digital converter is also disclosed.

Patent Agency Ranking