中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

16 records (took 0.016 seconds)

    NETWORK OPERATION OFFLOADING FOR COLLECTIVE OPERATIONS
    11.
    发明申请
    NETWORK OPERATION OFFLOADING FOR COLLECTIVE OPERATIONS 审中-公开
    网络操作卸载集合操作

    公开(公告)号：US20160065659A1

    公开(公告)日：2016-03-03

    申请号：US14937907

    申请日：2015-11-11

    Applicant: MELLANOX TECHNOLOGIES LTD.

    Inventor： Noam Bloch ,  Gil Bloch ,  Ariel Shahar ,  Hillel Chapman ,  Gilad Shainer ,  Adi Menachem ,  Ofer Hayut

    IPC: H04L29/08

    CPC classification number: H04L67/10 ,  G06F9/546 ,  G06F2209/509

    Abstract: A Network Interface (NI) includes a host interface, which is configured to receive from a host processor of a node one or more work requests that are derived from an operation to be executed by the node. The NI maintains a plurality of work queues for carrying out transport channels to one or more peer nodes over a network. The NI further includes control circuitry, which is configured to accept the work requests via the host interface, and to execute the work requests using the work queues by controlling an advance of at least a given work queue according to an advancing condition, which depends on a completion status of one or more other work queues, so as to carry out the operation.

    Abstract translation: 网络接口（NI）包括主机接口，其被配置为从节点的主处理器接收从要由该节点执行的操作导出的一个或多个工作请求。 NI维护多个工作队列，用于通过网络向一个或多个对等节点执行传输信道。 NI还包括控制电路，其被配置为通过主机接口接受工作请求，并且通过根据前进条件控制至少给定的工作队列的进度来执行工作请求，所述进展条件取决于 一个或多个其他工作队列的完成状态，以便执行操作。

    Direct IO access from a CPU's instruction stream
    12.
    发明申请
    Direct IO access from a CPU's instruction stream 有权
    从CPU的指令流直接访问IO

    公开(公告)号：US20150212817A1

    公开(公告)日：2015-07-30

    申请号：US14608252

    申请日：2015-01-29

    Applicant: Mellanox Technologies, Ltd.

    Inventor： Shlomo Raikin ,  Noam Bloch ,  Richard Graham ,  Ofer Hayut ,  Michael Kagan ,  Liran Liss

    IPC: G06F9/30 ,  G06F11/22 ,  G06F11/36

    CPC classification number: G06F11/073 ,  G06F9/30043 ,  G06F11/0745 ,  G06F11/0757 ,  G06F11/2236 ,  G06F11/3668

    Abstract: A method for network access of remote memory directly from a local instruction stream using conventional loads and stores. In cases where network IO access (a network phase) cannot overlap a compute phase, a direct network access from the instruction stream greatly decreases latency in CPU processing. The network is treated as yet another memory that can be directly read from, or written to, by the CPU. Network access can be done directly from the instruction stream using regular loads and stores. Example scenarios where synchronous network access can be beneficial are SHMEM (symmetric hierarchical memory access) usages (where the program directly reads/writes remote memory), and scenarios where part of system memory (for example DDR) can reside over a network and made accessible by demand to different CPUs.

    Abstract translation: 一种使用常规负载和存储直接从本地指令流网络访问远程存储器的方法。 在网络IO访问（网络阶段）不能与计算阶段重叠的情况下，来自指令流的直接网络访问大大降低了CPU处理中的延迟。 该网络被视为可以直接从CPU读取或写入的另一个存储器。 网络访问可以直接从指令流使用常规的负载和存储。 同步网络访问可能有益的示例场景是SHMEM（对称分层存储器访问）用途（程序直接读/写远程内存的位置）以及系统内存（例如DDR）的一部分可以驻留在网络上并使其可访问的情况 通过需求到不同的CPU。

    Reducing size of completion notifications
    13.
    发明申请
    Reducing size of completion notifications 有权
    减少完成通知的大小

    公开(公告)号：US20140143454A1

    公开(公告)日：2014-05-22

    申请号：US13682772

    申请日：2012-11-21

    Applicant: MELLANOX TECHNOLOGIES LTD.

    Inventor： Ofer Hayut ,  Noam Bloch ,  Michael Kagan ,  Ariel Shachar

    IPC: G06F3/01

    CPC classification number: G06F3/016 ,  G06F13/128 ,  G06F13/14

    Abstract: A computer peripheral device includes a host interface, which is configured to communicate over a bus with a host processor and with a system memory of the host processor. Processing circuitry in the peripheral device is configured to receive and execute work items submitted to the peripheral device by client processes running on the host processor, and responsively to completing execution of the work items, to write completion reports to the system memory, including first completion reports of a first data size and second completion reports of a second data size, which is smaller than the first data size.

    Abstract translation: 计算机外围设备包括主机接口，其被配置为通过总线与主处理器和主机处理器的系统存储器进行通信。 外围设备中的处理电路被配置为通过在主处理器上运行的客户端进程来接收和执行提交给外围设备的工作项目，并响应于完成工作项目的执行，将完成报告写入系统存储器，包括首次完成 报告第一数据大小和第二数据大小的第二完成报告，其小于第一数据大小。

    HYBRID TAG MATCHING
    16.
    发明申请
    HYBRID TAG MATCHING 有权
    混合标签匹配

    公开(公告)号：US20160072906A1

    公开(公告)日：2016-03-10

    申请号：US14834443

    申请日：2015-08-25

    Applicant: Mellanox Technologies Ltd.

    Inventor： Shahaf Shuler ,  Noam Bloch ,  Ofer Hayut ,  Richard Graham ,  Ariel Shahar

    IPC: H04L29/08 ,  H04L29/06

    CPC classification number: H04L67/26 ,  H04L49/9068 ,  H04L67/10 ,  H04L67/1093 ,  H04L67/1097 ,  H04L69/06

    Abstract: A method for communication includes posting, by a software process, a set of buffers in a memory of a host processor and creating in the memory a list of labels associated respectively with the buffers. The software process pushes a first part of the list to a network interface controller (NIC), while retaining a second part of the list in the memory under control of the software process. Upon receiving a message containing a label, sent over a network, the NIC compares the label to the labels in the first part of the list and, upon finding a match to the label, writes data conveyed by the message to a buffer in the memory. Upon a failure to find the match in the first part of the list, the NIC passes the message from the NIC to the software process for handling using the second part of the list.

    Abstract translation: 一种用于通信的方法包括通过软件处理将主机处理器的存储器中的一组缓冲器发布，并在存储器中创建分别与缓冲器相关联的标签的列表。 软件进程将列表的第一部分推送到网络接口控制器（NIC），同时在软件进程控制下将列表的第二部分保留在内存中。 在接收到包含通过网络发送的标签的消息时，NIC将标签与列表的第一部分中的标签进行比较，并且在找到与标签的匹配时，将消息传送的数据写入存储器中的缓冲器 。 如果在列表的第一部分找不到匹配项，则NIC将该消息从NIC传递到软件进程以使用列表的第二部分进行处理。

Patent Agency Ranking