Efficient transfer of memory contents

    公开(公告)号:US11099986B2

    公开(公告)日:2021-08-24

    申请号:US16383479

    申请日:2019-04-12

    Abstract: A method of operating a storage unit having non-volatile random-access memory (NVRAM) and solid-state memory is provided. The method includes transferring contents of the NVRAM to the solid-state memory, in response to detecting a power loss. The method includes during the transferring, having each of a plurality of channels in parallel, reading one or more of a plurality of logical unit numbers (LUNs) each corresponding to a portion of the NVRAM, performing an XOR of data of each of the one or more of the plurality of LUNs with data of a preceding LUN, and writing results of the XOR to the solid-state memory.

    STORAGE SYSTEM COMMUNICATION FOR DATA RESILIENCY

    公开(公告)号:US20200045111A1

    公开(公告)日:2020-02-06

    申请号:US16601328

    申请日:2019-10-14

    Abstract: In some embodiments, a storage system with internal communication for data resiliency, is provided. The storage system includes a plurality of blades, each having a processor of a storage node arranged for communication with other blades through a midplane. Each of the plurality of blades has one or more storage units each having a storage controller and storage memory. The system includes a switch fabric coupling the plurality of blades through the midplane, and each storage unit having a first end of a point-to-point communication pathway connecting to the midplane, the point-to-point communication pathway passing through an associated blade having the storage unit and bypassing the processor of the storage node of the associated blade.

    INLINE FLASH MEMORY QUALIFICATION IN A STORAGE SYSTEM

    公开(公告)号:US20220291837A1

    公开(公告)日:2022-09-15

    申请号:US17200037

    申请日:2021-03-12

    Abstract: Reading data stored at a free block of a storage device is read prior to allocating the free block for storage of data. A determination as to whether a number of bit flips of the data stored at the free block is below a threshold is made. The free block is added to a pool of active free blocks to be allocated for the storage of data upon determining that the number of bit flips of the data stored at the free block is below the threshold.

    Fully pipelined hardware engine design for fast and efficient inline lossless data compression

    公开(公告)号:US10454498B1

    公开(公告)日:2019-10-22

    申请号:US16164663

    申请日:2018-10-18

    Inventor: Yuhong Mao

    Abstract: A hardware compression system is provided. The system includes a hardware pipeline having a plurality of stages arranged to receive pre-compression data into a data buffer, populate a first hash table and a second hash table, supply the pre-compression data to a hash lookup module to access the first hash table and the second hash table in parallel, supply a string match module with results from the hash lookup module so that the string match module compares pre-compression data from multiple locations in the data buffer in parallel, supply a match merge module with results from the string match module so that the match merge module generates literals and metadata for compression data, and supply an output encoding module with results from the match merge module so that the output encoding module encodes the compression data.

Patent Agency Ranking