-
21.
公开(公告)号:US12101979B2
公开(公告)日:2024-09-24
申请号:US17435363
申请日:2021-03-15
Applicant: BOE TECHNOLOGY GROUP CO., LTD.
Inventor: Jiangnan Lu , Libin Liu , Jie Zhang , Mei Li , Yuhan Qian , Shiming Shi
IPC: H10K59/12 , H10K50/813 , H10K50/824 , H10K59/131 , H10K71/00 , H10K59/35
CPC classification number: H10K59/1315 , H10K50/813 , H10K50/824 , H10K71/00 , H10K59/1201 , H10K59/351
Abstract: The display substrate includes: a substrate, an auxiliary cathode layer, a first insulating layer, an anode layer, a second insulating layer, and a cathode layer that are sequentially stacked on the substrate in a direction away from the substrate; the anode layer includes a plurality of anode patterns spaced apart from each other, and an anode spacing area is formed between adjacent anode patterns; an orthographic projection of the auxiliary cathode layer on the substrate and an orthographic projection of the cathode layer on the substrate have an auxiliary overlapping area, and the auxiliary cathode layer is electrically connected to the cathode layer through a connection via hole in the auxiliary overlapping area; an orthographic projection of the connection via hole on the substrate is located inside the orthographic projection of the anode spacing area on the substrate.
-
公开(公告)号:US11963407B2
公开(公告)日:2024-04-16
申请号:US17427076
申请日:2020-11-13
Applicant: BOE Technology Group Co., Ltd.
Inventor: Jiangnan Lu , Guangliang Shang , Can Zheng , Yu Feng , Libin Liu , Jie Zhang , Mei Li
IPC: H10K59/131 , G09G3/3208 , H10K59/121
CPC classification number: H10K59/131 , H10K59/121 , G09G3/3208 , G09G2320/0209 , G09G2320/0233
Abstract: Provided is an organic light-emitting diode display substrate, including: a source/drain layer, a planarization layer and an anode layer which are laminated in sequence, wherein the source/drain layer includes at least one pair of first signal lines; the anode layer includes a common power line, wherein the common power line is provided with vent holes; overlapping areas between two first signal lines in each pair of the first signal lines and a projection pattern of the vent hole are equal, the overlapping area being greater than 0, wherein the projection pattern of the vent hole is a pattern of an orthographic projection of the vent hole in the common power line on the source/drain layer. A display panel and a display device are also provided.
-
公开(公告)号:US11637134B2
公开(公告)日:2023-04-25
申请号:US17243817
申请日:2021-04-29
Inventor: Jinjin Xue , Dawei Shi , Feng Li , Lei Yao , Wentao Wang , Haifeng Xu , Lu Yang , Lin Hou , Jinfeng Wang , Mei Li , Yezhou Fang
IPC: H01L27/12 , G02F1/1343 , G02F1/1368 , G02F1/1362
Abstract: An array substrate and a method for manufacturing the same, and a display device are provided. The array substrate includes a base substrate and the array substrate includes a plurality of pixel units. In each of the plurality of pixel units, the array substrate includes a thin film transistor and a storage capacitor disposed above the base substrate, the storage capacitor includes a metal layer, an intermediate layer, and a reflective layer disposed in a stacked manner, the metal layer being adjacent to the base substrate. The array substrate further includes a common electrode layer disposed on a side of the storage capacitor facing away from the base substrate, the reflective layer is electrically connected to the common electrode layer, and the metal layer is electrically connected to an active layer of the thin film transistor.
-
公开(公告)号:US11469254B2
公开(公告)日:2022-10-11
申请号:US16605588
申请日:2019-04-08
Inventor: Peng Liu , Fuqiang Li , Jun Fan , Bailing Liu , Jianjun Zhang , Yusheng Liu , Mei Li
IPC: H01L27/12 , G06F3/041 , H01L29/786 , H01L29/66 , G02F1/1362 , G06F3/044
Abstract: An array substrate, a method of manufacturing an array substrate, a display panel, and an electronic device are provided. The array substrate includes a display area and a peripheral area; the display area includes a pixel region, the pixel region includes a first thin film transistor, and the first thin film transistor includes a first active layer; the peripheral area includes a second thin film transistor, and the second thin film transistor includes a second active layer; and the first active layer includes a material of oxide semiconductor, and the second active layer includes a material of poly-silicon semiconductor.
-
公开(公告)号:US11195484B2
公开(公告)日:2021-12-07
申请号:US17041357
申请日:2020-04-16
Inventor: Lei Li , Jun Fan , Le Ta , Yusheng Liu , Yongqiang Zhang , Mei Li , Yafei Li , Peng Liu , Zhixuan Guo
IPC: G09G3/36 , H01L27/12 , G02F1/1362 , G02F1/1368
Abstract: The present disclosure provides a display panel, a method of driving the display panel and a display device. Each signal input sub-circuitry of the display panel includes at least two transistors. A same control signal is applied to control signal lines corresponding to a same signal input sub-circuitry, different control signals are applied to control signal lines corresponding to different signal input sub-circuitries, and time periods within which the different control signals are at active levels are staggered from each other. A sum of width-to-length ratios of channels of the at least two transistors is equal to a first predetermined value, and an overlapping area of the gate electrode of each of the at least two transistors relative to an active layer of the transistor is smaller than a second predetermined value in a direction perpendicular to a base substrate of the display panel.
-
-
-
-