-
公开(公告)号：US09971421B2
公开(公告)日：2018-05-15
申请号：US14199210
申请日：2014-03-06
Applicant: STMICROELECTRONICS ASIA PACIFIC PTE LTD
Inventor： Chee Weng Cheong , Leonard Liviu Dinu , Dianbo Guo , Kien Beng Tan
CPC classification number: G06F3/03545 , G06F3/038 , G06F3/041 , G06F3/0416 , G06F2203/0384 , H04L2027/0097
Abstract: A system and method for synchronizing two devices in communication with each other. When communication between the two devices is to be established, a synchronization process may be invoked. In an embodiment, a first device may initiate sending synchronization signals having rising edge and falling edge pairs. The second device may include a controller configured to receive the synchronization signals. However, noise may inhibit the ability of the controller to correctly receive and/or interpret the synchronization signals. Noise may cause detection components to falsely detect noise as a synchronization signal or may cause detection components to miss detection of an actual synchronization signal. A window generator may be used to generate comparison windows for the controller to detect synchronization signals. Further, the detection window duration and start times may be adjusted based on previously detected (or undetected) synchronization signals in order to compensate for noise overshadowing synchronization signals.
-
公开(公告)号：US20180101264A1
公开(公告)日：2018-04-12
申请号：US15838675
申请日：2017-12-12
Applicant: STMicroelectronics Asia Pacific Pte Ltd
Inventor： Chee Weng Cheong , Dianbo Guo , Kien Beng Tan , Yannick Guedon
CPC classification number: G06F3/044 , G06F3/041 , G06F3/0418
Abstract: A capacitive discharge circuit includes a line having a capacitance, a switched capacitor circuit including a capacitor, a switched circuit coupled to the line, and a voltage regulator coupled between the switched capacitor circuit and the switched circuit. A controller operates the switched capacitor circuit and switched circuit to in a first phase, charge the capacitor by coupling the capacitor between a common mode and a power supply, and in a second phase, discharge the capacitor by coupling the voltage regulator in series with the capacitor between the power supply node a ground. The controller is also configured to in a third phase, charge the capacitor by coupling the capacitor between the common mode and the power supply, and in a fourth phase, share charge between the line and the capacitor by coupling the voltage regulator and the capacitor in series between the line and the ground.
-
23.发明申请公开(公告)号：US20180074619A1
公开(公告)日：2018-03-15
申请号：US15813906
申请日：2017-11-15
Applicant: STMicroelectronics Asia Pacific Pte Ltd
Inventor： Praveesh Chandran , Baranidharan Karuppusamy , Giuseppe Noviello , Chee Weng Cheong , Leonard Liviu Dinu , Dianbo Guo , Kien Beng Tan , Chaochao Zhang
IPC: G06F3/044 , G06F3/0354 , G06F3/041 , G06F3/038
CPC classification number: G06F3/044 , G06F3/03545 , G06F3/0383 , G06F3/0416
Abstract: An active stylus is capacitively coupled to a capacitive touch panel for communication. The active stylus operates in a wait mode to receive initial communications from the panel. In response to such receipt, the active stylus synchronizes to a repeating communications frame implementing time division multiplexing. Communications from the active stylus to the panel include: information communications; synchronization communications and communications specific for columns and/or rows of the panel. Communications from the panel to the active stylus may be addressed uniquely to the stylus or commonly to a group of styluses.
-
Patent Agency Ranking
公开(公告)号：US09864395B1
公开(公告)日：2018-01-09
申请号：US15367628
申请日：2016-12-02
Applicant: STMicroelectronics Design and Application S.R.O , STMicroelectronics Asia Pacific Pte Ltd
Inventor： Roman Prochazka , Chee Weng Cheong
IPC: G05F3/26
CPC classification number: G05F3/267
Abstract: A current mirror circuit includes an input current leg and an output current leg. The input current leg includes: a first bipolar junction transistor (BJT) having a collector terminal configured to receive an input current sourced at a current node and a first metal oxide semiconductor field effect transistor (MOSFET) having a gate terminal coupled to the current node and a source terminal coupled to a base terminal of the first BJT. The output current leg includes: a second BJT having a collector terminal configured to supply an output current and a second MOSFET having a gate terminal coupled to the current node and a source terminal coupled to a base terminal of the second BJT.
-
公开(公告)号：US09846665B2
公开(公告)日：2017-12-19
申请号：US14534091
申请日：2014-11-05
Applicant: STMicroelectronics Asia Pacific Pte Ltd
Inventor： Chaochao Zhang , Chee Weng Cheong , Dianbo Guo
IPC: G06F13/364 , G06F5/06 , G06F13/42
CPC classification number: G06F13/364 , G06F5/065 , G06F13/4282 , G06F2205/067
Abstract: A master-slave circuit is disclosed that maintains synchronization between two integrated circuit chips, using minimal chip resources. In one embodiment, a single, bidirectional communication path is shared by the two chips. Meanwhile, only one I/O port on each chip is used to send and receive signals via the bidirectional communication path. The first chip to detect a signal event is designated the master and controls the bidirectional communication path. The master can communicate the status to the other chip by controlling the logic state of the I/O ports. When the second chip detects that the I/O port is controlled by the first chip, the second chip will logically deduce that it is now the slave. If both chips detect the signal event at substantially the same time, one of the two chips is pre-programmed to assume control of the I/O port as the master.
-
公开(公告)号：US09671910B2
公开(公告)日：2017-06-06
申请号：US14522098
申请日：2014-10-23
Applicant: STMicroelectronics Asia Pacific Pte Ltd
Inventor： Leonard Dinu , Chao Chao Zhang , Dianbo Guo , Chee Weng Cheong , Eng Jye Ng
IPC: G06F3/038 , G06F3/0354 , G06F3/041 , G06F3/044
CPC classification number: G06F3/044 , G06F3/03545 , G06F3/038 , G06F3/0416 , G06F2203/04104 , G06F2203/04106
Abstract: An electronic device may include a first controller associated with some channels of a digitizer having channels configured to receive a signal from a stylus, and with each channel having a direction. A second controller may be associated with channels of the digitizer not associated with the first controller. The first controller may scan for the signal at each channel associated with the first controller, and based on acquisition of the signal at a given channel associated with the first controller, calculate a property of the signal. The first controller may send the calculated property and the direction of the given channel to the second controller. The first controller and the second controller may scan for the signal at each channel having the direction of the given channel, at acquisition intervals based upon the calculated property.
-
公开(公告)号：US20160124541A1
公开(公告)日：2016-05-05
申请号：US14531631
申请日：2014-11-03
Applicant: STMicroelectronics Asia Pacific Pte Ltd
Inventor： Chee Weng Cheong , Dianbo Guo , Kien Beng Tan , Yannick Guedon
CPC classification number: G06F3/044 , G06F3/041 , G06F3/0418
Abstract: A capacitive discharge circuit includes a line having a capacitance, a switched capacitor circuit including a capacitor, a switched circuit coupled to the line, and a voltage regulator coupled between the switched capacitor circuit and the switched circuit. A controller operates the switched capacitor circuit and switched circuit to in a first phase, charge the capacitor by coupling the capacitor between a common mode and a power supply, and in a second phase, discharge the capacitor by coupling the voltage regulator in series with the capacitor between the power supply node a ground. The controller is also configured to in a third phase, charge the capacitor by coupling the capacitor between the common mode and the power supply, and in a fourth phase, share charge between the line and the capacitor by coupling the voltage regulator and the capacitor in series between the line and the ground.
Abstract translation: 电容放电电路包括具有电容的线路，包括电容器的开关电容器电路，耦合到线路的开关电路以及耦合在开关电容器电路和开关电路之间的电压调节器。 控制器将开关电容器电路和开关电路在第一相中进行操作，通过在公共模式和电源之间耦合电容器对电容器进行充电，而在第二阶段，通过将电压调节器与 电源节点之间的电容器接地。 控制器还被配置为在第三阶段中，通过在公共模式和电源之间耦合电容器来对电容器进行充电，并且在第四阶段中，通过将电压调节器和电容器之间的耦合来在线路和电容器之间共享电荷 线与地之间的系列。
-
28.发明申请公开(公告)号：US20160117047A1
公开(公告)日：2016-04-28
申请号：US14522098
申请日：2014-10-23
Applicant: STMicroelectronics Asia Pacific Pte Ltd
Inventor： Leonard Dinu , Chao Chao Zhang , Dianbo Guo , Chee Weng Cheong , Eng Jye Ng
IPC: G06F3/041 , G06F3/038 , G06F3/044 , G06F3/0354
CPC classification number: G06F3/044 , G06F3/03545 , G06F3/038 , G06F3/0416 , G06F2203/04104 , G06F2203/04106
Abstract: An electronic device may include a first controller associated with some channels of a digitizer having channels configured to receive a signal from a stylus, and with each channel having a direction. A second controller may be associated with channels of the digitizer not associated with the first controller. The first controller may scan for the signal at each channel associated with the first controller, and based on acquisition of the signal at a given channel associated with the first controller, calculate a property of the signal. The first controller may send the calculated property and the direction of the given channel to the second controller. The first controller and the second controller may scan for the signal at each channel having the direction of the given channel, at acquisition intervals based upon the calculated property.
Abstract translation: 电子设备可以包括与数字转换器的一些通道相关联的第一控制器，其具有被配置为从触控笔接收信号的通道，并且每个通道具有方向。 第二控制器可以与不与第一控制器相关联的数字转换器的通道相关联。 第一控制器可以扫描与第一控制器相关联的每个信道处的信号，并且基于在与第一控制器相关联的给定信道处获取信号，计算信号的属性。 第一控制器可以将计算的属性和给定信道的方向发送到第二控制器。 第一控制器和第二控制器可以基于计算的属性以采集间隔扫描具有给定信道的方向的每个信道处的信号。
-
-
-
-
-
-
-
Search Results
28
records
(took 0.023 seconds)
